

Orion Engineering Specification

Revision 0.6
Revision Date 1/13/99
Printed on 1/13/00

Chapter One--

Architecture Overview	1-1
System Configurations	1-1
Internal Configuration	1-2
Host Interface	1-3
Embedded Memory	1-4
VGA Module	1-5
2D Rendering Engine	1-6
3D Rendering Engine	1-7
Display Pipeline	1-8
Video Input	1-10
Motion Compensation	1-11
ROM Port	1-12
Television Encoder	1-13
Low Voltage Differential Signaling	1-14
Miscellaneous	1-15
Clocks	1-15
Inter-IC (I2C) Interface	1-15
Power Management	1-15
Board-level Test Functions	1-15
Signature of Chip Analysis	1-15

Chapter Two --

BIOS Specifications	2-1
Overview	2-1
Software and Hardware Environments	2-1
Support Capabilities	2-2
Multiple Display Adapter Support	2-2
System Bus Support	2-2
BIOS Modes Supported	2-3
VGA BIOS Functions	2-5
VESA BIOS Extended Functions	2-7
Max5D Specific Extended BIOS Functions	2-7
VGA BIOS	2-12
Extended Video Mode Support	2-12
Direct-Color Operation	2-12
High Performance	2-12
Customization	2-13
Compatibility	2-13
Extended BIOS Functions	2-14

Chapter Three--

Host Interface Unit	3-1
Overview	3-1
Control/Configuration Access	3-1
Enhanced Control Register Access	3-1
By Display Driver	3-2
By BIOS	3-2
Enhanced VGA Register Extensions	3-2
3D Commands	3-3
Data Formats	3-3
Command/Parameter Passing	3-3
Command/Parameter Formats	3-4
Commands	3-4
System Facilities	3-9
Interrupts	3-9

Chapter Four--

Memory Interface Unit	4-1
Overview	4-1
2D Memory Interface Unit Internal Organization	4-4
Overview	4-5
Description: Memory Access Sequencer	4-6
Enabling Cursor/Display Parameter Update Replay	4-8
CPU to Local Memory via S Bus	4-9
Host DMAC Memory-to-Memory Operation	4-9
Host DMAC Cursor/Display Parameter Update Replay	4-10
Read Operation	4-10
Video & GRE Source/Destination Access on GS and GD Busses	4-10
VGA/GRC on GD Bus	4-10
GRE Command/Image Buffer Access on GS Bus	4-10
Display and Video FIFO Memory Access	4-10
DSTN Memory access	4-11
Performance analysis/bottleneck	4-11
Register implementation	4-11
Gate Count / RAM usage	4-12
Future Enhancement	4-12
Verilog files	4-12
State Machine	4-15
Inter-module Interface	4-16
False path	4-18
3D Memory Interface Unit	4-19
Overview	4-19
Theory of operation	4-19
Performance goal, and bandwidth/data throughput.	4-20
Block diagram & data flow	4-21
Description of Verilog files	4-22
Inter-module protocol	4-29
State Machine	4-35
Test Vectors	4-36
List of latches or gated-clock element used in the design.	4-36
List of all megacells used in the design.	4-36
List of synthesis constraint.	4-36
Recommendation for future improvement.	4-36

Chapter Five--

VGA	5-1
Overview	5-1
VGA front-end sub-blocks	5-3
VGA backend-end sub-blocks	5-4
Interface signals	5-5
SM3120 VGA host interface access protocol	5-8
SM3120 VGA front-end register/frame buffer memory access ...	5-8
SM3120 VGA back-end frame buffer memory access protocol. ...	5-8
SM3120 VGA text mode font access protocol update (from MaxH)	5-9
SM3120 VGA graphics frame buffer data access protocol	5-10
Interface signals for g_gc_top.v	5-11
Interface signals for d_at_top.v	5-12
Interface signals for lcd_exp.v	5-13
Interface signals for crtc_kb.v	5-13
Interface signals for goat_sq_mdctl.v	5-16

Chapter Six--

The 2D Engine	6-1
Overview	6-1
General Description	6-1
Address generation:	6-2
Data generation (the ROP operation data generator):	6-3
Mode Registers	6-6
Inputs and Outputs	6-7
gre_top	6-7
Subblocks interface signals	6-11
gre_pdpr	6-11
gre_pctl	6-14
gre_edpr	6-19
gre_ectl	6-23
gre_dcdr	6-27
Internal interface to Data path controls to pixel tracking logic: . .	6-29
gre_trck	6-32
Clocks and Synchronous ckt.	6-38
Interface Protocol	6-38
GS-bus	6-38
GD-bus	6-38
Detail Implementation	6-39
Operation Flow	6-39
Alignment	6-56
Test Data and Patterns	6-98
Master Test Pattern List	6-98
2D Engine Test	6-99

Chapter Seven--

The 3D Engine --	7-2
Command Decode Unit	7-2
Overview	7-2
CDU Sub-Block Descriptions	7-5
CDU Registers Descriptions	7-6
Description of 3D Commands	7-8
Signal Names	7-9
Detail Implementation	7-11
CduState block	7-11
State Register Write	7-11
State Register Read	7-11
State Register Write Bus Arbitration	7-11
CDUCTL	7-11
Miu Interface	7-13
Command/Parameters Parsing	7-14
Counters	7-15
Triram Interface	7-16
State Register Write & Copy Memory	7-18
Sync Command	7-19
CDUFLT2FIX	7-20
Floating Point to Fixed Point Algorithm	7-20
Implementation	7-22
CDUTRIL	7-23
Invalid Float Tracking	7-23
Vlist Busy Logic	7-24
TSU Interface	7-25
Verilog Files Summary	7-27
cdu_top.v	7-27
CDU Test Patterns	7-28
CDU synopsys constraints	7-32

Triangle Setup Unit	7-34
Overview	7-34
The triangle edge list and its formats	7-35
Triangle Setup Calculations	7-36
TSUTRACK	7-45
TSUVSORT	7-46
TSUSEQCTL	7-47
TSUPCTL	7-51
TSU operation and mult types	7-52
Tsupctl Block Diagram	7-53
Flows and Pipeline Data Dependencies	7-55
Verilog Files Summary	7-77
TSU Test Patterns	7-79
Edge Walking Unit	7-83
Overview	7-83
Purpose	7-83
General Description	7-83
Theory of operation	7-84
Y loop control.	7-84
DDA	7-84
Sub-pixel displacement in x.	7-84
Scissor test on Y.	7-84
Verilog files	7-85
Ewu_cntrl_reg_ctl.v related files.	7-85
Ewu_eram_ctl.v related files.	7-85
Ewu_tmp_reg_dpr.v related files.	7-85
Ewu.span_process_dpr.v related files.	7-86
Ewu_state_ctl.v	7-87
Ewu_fifo_dpr.v related files.	7-87
Design constraints/Design Goal	7-88
Registers Used	7-89
Signal names	7-91
Control State Control	7-98
Gate Count Analysis	7-99
Testing	7-100
Additional Issues	7-101
List of all megacells used in the design.	7-101
List of synthesis constraint.	7-101
Recommendation for future improvement.	7-101

Texture Mapping Unit	7-102
Overview	7-102
Techniques used in TMU	7-102
Performance goal of TMU	7-105
Block Diagrams	7-106
TMU defined registers	7-114
Interfaces between TMU and other modules	7-115
Address-generation to MIU:	7-115
MIU to texel-processing:	7-115
TMU-ZBU interface	7-115
TMU-PFU interface	7-116
TMU-EWU interface	7-116
Test vectors associated with TMU	7-117
Gated-clock element used in TMU	7-117
Description of VeriLog files	7-118
Megacells used in TMU	7-120
False path existed in TMU	7-120
Synopsys input and output timing constrain	7-120
Critical path timing:	7-121
Gate count:	7-121

Z Buffering Unit	7-124
Overview	7-124
References	7-124
Techniques used in ZBU	7-125
Z DDA in x	7-125
MIU interface	7-125
Z test	7-125
Scissors test in x direction	7-125
Stipple test	7-125
	7-127
ZBU defined registers	7-128
Horizontal Viewport limits Registers (100H, 102H)	7-128
Stipple Register (120H)	7-128
Z Buffer Stride Register (130H)	7-128
Texture Transparency Register (134H)	7-129
Z Buffer Control Register (138H)	7-129
Interfaces between ZBU and other modules	7-130
ZBU-EWU interface	7-130
ZBU- MIU interface	7-130
ZBU-TMU interface	7-130
Test vectors associated with ZBU	7-131
Patterns	7-131
Description of VeriLog files	7-133
zbu_top	7-133
Megacells used in ZBU	7-134
False paths in ZBU	7-134
Synopsys input and output timing constraints	7-135
Clock Commands	7-136
Gate count:	7-136
Recommendations	7-136
Interface Timing Diagrams	7-137

Per Fragment Unit	7-138
PFU Overview	7-138
Techniques	7-139
X loop control	7-139
DDA	7-139
MIU interface	7-139
Texture blending	7-139
Specular shading	7-139
Fogging	7-140
Alpha blending	7-140
Dithering	7-140
Logic OP	7-140
SubBlock Description	7-141
PFU block diagrams	7-142
PFU defined registers	7-144
Signal Names	7-151
PFU- EWU interface	7-153
PFU- MIU interface	7-155
PFU fetch pixel from frame buffer through MIU	7-155
PFU update pixel to frame buffer through MIU	7-155
PFU-TMU interface	7-158
PFU-ZBU interface	7-158
	7-158
PFU Test Patterns	7-159
Megacells used in PFU	7-165
False paths in PFU	7-165
Synopsys input and output timing constraints	7-166
Gate count	7-167
Recommendations	7-167

Chapter Eight--

The Display Pipeline	8-1
Overview	8-1
Operation	8-4
Display Control Register Specification	8-5
Gate Count and SRAM	8-10
Recommendation and Future Enhancement	8-10

Chapter Nine--

Video Input	9-1
Overview	9-1
General Description	9-2
Pin Description	9-4
Functional Description	9-5
Frame Sampling and Decoding	9-5
Power-on reset and Initialization	9-6
Synchronization and Timing	9-7
YUV Bus Handling	9-8
Decimation (Pre-Scaling)	9-8
Bob and Weave	9-10
Maximum Height/Line Capture	9-11
GD-bus Protocol	9-11
Standby and Suspend	9-11
Technical Description	9-12
General Specifications	9-12
Functional Requirement	9-12
Test Mux I/O	9-15

Chapter Ten--

Motion Compensation	10-1
Motion Compensation Overview	10-1
Motion Compensation General Description	10-1
Format Conversion General Description	10-1
Motion Compensation Shares the 3D Memory Interface	10-3
Block Diagrams	10-4
Motion Compensation Sub-blocks	10-6
Registers	10-7
Description of Command Formats	10-8
Signal Names	10-10
Motion Compensation Interface Protocol	10-13
Motion Compensation Detail Implementation	10-15
FC_MEMRD	10-15
FC_MEMRD data path	10-16
FC_MEMWR	10-16
FIFO Management	10-17
FC_MEMWR data path	10-18
Testing Data	10-19

Chapter Eleven--The ROM Port	11-1
Overview	11-1
Registers	11-2
Inputs and Outputs	11-3
IN/OUT signals	11-3
Clocks	11-4
Interface Protocol	11-5
K-bus	11-5
ROM Port and Peripheral I/O	11-5
Implementation Details	11-5
Gate Count Analysis	11-6
Testing	11-6
Test pattern	11-6
Signals to watch for	11-6

Chapter Twelve--

Television Encoder	12-1
-------------------------------------	-------------

Chapter Thirteen--

Low Voltage Differential Signaling Block	13-1
History of Change	13-1
Scope	13-1
Block Diagram	13-2
Front End	13-3
Back End	13-4
Register	13-7
Output Characteristics	13-7
AC Characteristics	13-8

Chapter Fourteen--

Miscellaneous	14-1
Clocks Overview	14-1
Setting the Clock Synthesizers	14-1
Dot Clock	14-3
Memory Clock	14-4
Monitor Sense	14-5
Power Management	14-9
I2C Interface	14-10
Overview	14-10
Programmable I/O Pins	14-10
Video Signature Analyzer	14-11
Overview	14-11
Purpose	14-11
Theory of Operation	14-11
Implementation	14-11
CRT Monitor Data Path Video Signature Analyzer	14-12
LCD Panel Interface Data Path Video Signature Analyzer	14-12
TV Output Data Path Video Signature Analyzer	14-12
Registers	14-12

