

65554

High Performance Flat Panel/
CRT GUI Accelerator

Data Sheet
Revision 1.5

October 1997

Copyright Notice

Copyright© 1997 Chips and Technologies, Inc. ALL RIGHTS RESERVED.

This manual is copyrighted by Chips and Technologies, Inc. You may not reproduce, transmit, transcribe, store in a retrieval system, or translate into any language or computer language, in any form or by any means - electronic, mechanical, magnetic, optical, chemical, manual, or otherwise - any part of this publication without the express written permission of Chips and Technologies, Inc.

Restricted Rights Legend

Use, duplication, or disclosure by the Government is subject to restrictions set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at 252.277-7013.

Trademark Acknowledgment

CHIPS Logo, PEAK, PRINTGINE, SCAT, and WINGINE are registered trademarks of Chips and Technologies, Inc.

HiQVideo, HiQV32, HiQV64, HiQV64P, HiQVPro, HiQVDual, HiQVDualP, HiQV-MPEG, HiQV-3D, and "Solutions for a Changing World" are trademarks of Chips and Technologies, Inc.

Brooktree and RAMDAC are trademarks of Brooktree Corporation.

Hercules is a trademark of Hercules Computer Technology.

Inmos is a trademark of Inmos Corporation.

386SX, i387, 486, i486, and Pentium are trademarks of Intel Corporation.

IBM, AT, PS/2, and Personal System/2 are registered trademarks of International Business Machines Corporation. XT is a trademark of International Business Machines Corporation.

Microsoft is a registered trademark of Microsoft Corporation. MS-DOS and Windows are trademarks of Microsoft Corporation.

TRI-STATE is a registered trademark of National Semiconductor Corporation.

MultiSync is a trademark of Nippon Electric Company (NEC).

PanelLink technology is licensed by Chips and Technologies, Inc. from Silicon Image, Inc. Of Palo Alto, CA. PanelLink is a trademark of Silicon Image, Inc.

VESA is a registered trademark of Video Electronics Standards Association.

VL-Bus is a trademark of Video Electronics Standards Association.

Weitek is a registered trademark of Weitek Inc.

All other trademarks are the property of their respective holders.

Disclaimer

This document provides general information for the customer. Chips and Technologies, Inc., reserves the right to modify the information contained herein as necessary and the customer should ensure that it has the most recent revision of the document. CHIPS makes no warranty for the use of its products and bears no responsibility for any errors which may appear in this document. The customer should be on notice that many different parties hold patents on products, components, and processes within the personal computer industry. Customers should ensure that their use of the products does not infringe upon any patents. CHIPS respects the patent rights of third parties and shall not participate in direct or indirect patent infringement.

65554 (HiQV64™)

High Performance MultiMedia Flat Panel / CRT GUI Accelerator

- Highly integrated design Flat Panel and CRT GUI Accelerator & Multimedia Engine, Palette/DAC, and Clock Synthesizer
- Hardware Windows Acceleration
 - 64-bit Graphics Engine
 - System-to-Screen and Screen-to-Screen BitBLT
 - 3-Operand Raster-Ops
 - 8/16/24 Color Expansion
 - Transparent BLT
 - Optimized for Windows™ BitBLT format
- PCI Bus with Burst Mode capability and BIOS ROM support
- Flexible Memory Configurations
 - 64-Bit memory interface
 - Two, four, or eight 256Kx16 DRAMs (1MB, 2MB, or 4MB)
 - One or two 512Kx32 DRAMs (2MB or 4MB)
 - Two 128Kx32 DRAMs (1MB)
 - Four 128Kx16 DRAMs (1MB)
- High Performance:
 - Deep write buffers
 - EDO DRAM Support
 - 55 MHz @ 3.3V
- Hardware Multimedia Support
 - Zoom Video port
 - YUV input from System Bus or Video Port
 - YUV-RGB Conversion
 - Capture / Scaling
 - Zoom up to 8x
 - Interpolation
 - Double Buffered Video
- Display centering and stretching features for optimal fit of VGA graphics and text on 800x600 and 1024x768 panels
- Simultaneous Hardware Cursor and Pop-up Window
 - 64x64 pixels by 4 colors
 - 128x128 pixels by 2 colors
- Game Acceleration
 - Source Transparent BLT
 - Destination Transparent BLT
 - Double buffer support for YUV and 15/16Bpp Overlay Engine
 - Instant Full Screen Page Flip
 - Read back of CRT Scan line counters
- Optimized for High Performance Flat Panel Display at 3.3V
 - 640x480 x 24bpp
 - 800x600 x 24bpp
 - 1024x768 x 16bpp
- CRT Support
 - 94.5 MHz @ 3.3V
- Direct interface to Color and Monochrome, Single Drive (SS), and Dual Drive (DD), STN & TFT panels
- Flexible On-chip Activity Timer facilitates ordered shut-down of the display system
- Advanced Power Management feature minimizes power usage in:
 - Normal operation
 - Standby (Sleep) modes
 - Panel-Off Power-Saving Mode
- VESA Standards supported
 - VAFC Port for display of "Live" Video
 - DPMS for CRT power-down (required for support of EPA Energy-Star program)
 - DDC for CRT Plug-Play & Display Control
- Composite NTSC / PAL Support
- Power Sequencing control outputs regulate application of Bias voltage, +5V to the panel and +12V to the inverter for backlight operation
- 3.3V core and 3.3/5.0V I/O Operation
- Fully Compatible with IBM® VGA

This page intentionally left blank.

System Diagrams

The 65554 system configurations appear below. Figure 1 shows the connections to external hardware.




Figure 1: System Diagram - External Interfaces

Figure 2 shows the data flow within the chip.




Figure 2: System Diagram - Internal Data Flow

6555x (HiQVideo™)

Software Support Features

■ Drivers Features

- High Performance Accelerated drivers
- Compatible across HiQVideo family
- Auto Panning Support
- LCD/CRT/Simultaneous Mode Support
- Auto Resolution Change
- HW Stretching/Scaling
- Double Buffering
- Internationalization
- ChipsCPL (Control Panel Applet)
- Direct Draw support
- Games SDK support
- Dynamic Resolution Switching
- VGA Graphics applications in Window
- VESA DDC extensions
- VESA DPMS extensions
- Property Sheet to change Refresh/Display
- Seamless Windows Support
- Boot time resolution adjustment
- DIVE, EnDIVE
- DCAF

■ Multimedia Software

- Video Port Manager for ZV Port
- PCVideo DLL plus Tuner with DK Board

■ Software Utilities

- DebugVGA -
- Auto testing of all video modes
- ChipsVGA
- ChipsEXT

■ Software Documentation

- BIOS OEM Reference Guide
- Display Driver User's Guide
- Utilities User's Guide
- Release Notes for BIOS, Drivers, and Utilities

Software Support

- Dedicated Software Applications Engineer
- BBS Support for Software Updates

■ BIOS Features

- VGA Compatible BIOS
- PCI/VL Bus Support
- PnP Support
- VESA VBE 2.0 (incl. DPMS)
- DDC 1, DDC 2AB
- Text and Graphics Expansion
- Auto Centering
- 44 (40) K BIOS
- CRT, LCD, Simultaneous display modes
- Auto Resolution Switch
- Multiple Refresh Rates
- NTSC/PAL support
- Extended Modes
- Extended BIOS Functions
- 1024x768 TFT, DSTN Color Panels
- Multiple Panel Support (8 panels built in)
- Get Panel Type Function
- HW Popup Interface
- Monitor Detect
- Pop Up Support
- SMI and Hot Key support

System BIOS Hooks

- Set Active Display Type
- Save/Restore Video State
- Setup Memory for Save/Restore
- SMI Entry Point
- Int 15 Calls after POST, Set Mode
- Mixed Voltage 3.3V/5V Support

BIOS Modify Program (BMP)

- Clocks
- Mode support
- Panel Tables
- Linear Address for VL Bus
- Voltage Switching
- Int 15 Hooks
- Monitor Sensing

Revision History

<u>Revision</u>	<u>Date</u>	<u>By</u>	<u>Comment</u>
0.1	12/8/95	LC	Initial Draft
0.2	4/19/96	DJ/lc	Created a "stand alone" document. Updated registers FR0B, FR0C, FR12, FR37, XR62, XR63. Updated tables: 2-5, 2-7, 2-8 to reflect 65554 BGA packaging. Removed duplicate listing of pins D17 and C3. Updated figures 1 & 2 to match the product overviews. Expanded functional descriptions. Added all register information to create a stand alone document. Removed schematics from Chapter 17.
0.3	6/4/96	DJ/bb/lc	Created a 65554 only data sheet by removing all references to 65550. Also includes the following changes: Chapter 2 Updated pin descriptions Chapter 3 Added new memory map tables Chapter 10 Updated definitions. Chapter 12 Expanded definitions. Chapter 13 Added new descriptions for XR40-XR43 information. Chapter 15 Updated FR0C Replaced "Functional Description" chapter with appendices. Expanded content in appendix A - D.
1.0	11/96	BB/bjb	Added Software Features Updated Register Section Updated Electrical Specifications Added Appendix E - BitBLT Operation
1.1	1/97	BB/bjb	Updated Electrical Specifications Added Appendix F - Memory Configurations Updated CRT Controller Registers Updated PCI Configuration Registers Updated BitBLT Registers Updated Extension (XR) Registers Updated Flat Panel (FP) Registers
1.2	2/97	BB/bjb	Updated Electrical Specifications Deleted Application Schematics Updated Pin Descriptions Updated Following Registers: FR0A, XR41, XR70 and XR71
1.3	3/97	BB/bjb	For Toshiba Use Only added Updated Electrical Specifications
1.4	4/97	BB/bjb	Minor changes to Electrical Specifications
1.5	10/97	RK/BJB	General Release Updated Electrical Specifications Updated Extension Register Specifications

This page intentionally left blank.

TABLE OF CONTENTS

CHAPTER 1 — Introduction / Overview

- 1.1 High Performance 1-1
- 1.2 Hardware MultiMedia Support 1-1
- 1.3 Versatile Panel Support 1-1
- 1.4 Low Power Consumption 1-1
- 1.5 Software Compatibility / Flexibility 1-1
- 1.6 Display Memory Size Requirements 1-2

CHAPTER 2 — Pin Descriptions

- 2.0 Pin Descriptions 2-1
- 2.1 Top View: BGA Ball Assignments 2-2
- 2.2 Bottom View: BGA Ball Assignments 2-3
- 2.3 PCI Bus Interface 2-5
- 2.4 Display Memory Interface 2-8
- 2.5 Flat Panel Display Interface 2-11
- 2.6 CRT Interface 2-15
- 2.7 Power / Ground and Standby Control 2-16
- 2.8 Video Interface 2-17
- 2.9 Miscellaneous 2-19

CHAPTER 3 — I/O and Memory Address Maps

- 3.0 Introduction 3-1
- 3.1 I/O Map 3-3
- 3.2 Sub-Addressing Indexes and Data Ports 3-4
- 3.3 Memory Map 3-5
- 3.4 PCI Configuration Registers 3-6

CHAPTER 4 — Register Summaries

- 4.0 Register Summaries 4-1
- 4.1 Sequencer Registers 4-1
- 4.2 Graphics Controller Registers 4-1
- 4.3 Attribute Controller Registers 4-2
- 4.4 VGA Color Palette Registers 4-2
- 4.5 CRT Controller Registers 4-3
- 4.6 PCI Configuration Registers 4-4
- 4.7 BitBLT Registers 4-5
- 4.8 Extension Registers 4-6
- 4.9 Multimedia Registers 4-8
- 4.10 Flat Panel Registers 4-10

CHAPTER 5 — General Control and Status Registers

Introduction	5-1
ST00 Input Status Register 0	5-2
ST01 Input Status Register 1	5-3
FCR Feature Control Register	5-4
MSR Miscellaneous Output Register	5-5

CHAPTER 6 — Sequencer Registers

Introduction	6-1
SRX Sequencer Index Register	6-2
SR00 Reset Register	6-3
SR01 Clocking Mode Register	6-4
SR02 Plane Mask Register	6-5
SR03 Character Map Select Register	6-6
SR04 Memory Mode Register	6-7
SR07 Horizontal Character Counter Reset	6-8

CHAPTER 7 — Graphics Controller Registers

Introduction	7-1
GRX Graphics Controller Index Register	7-2
GR00 Set/Reset Register	7-2
GR01 Enable Set/Reset Register	7-3
GR02 Color Compare Register	7-3
GR03 Data Rotate Register	7-4
GR04 Read Plane Select Register	7-5
GR05 Graphics Mode Register	7-6
GR06 Miscellaneous Register	7-9
GR07 Color Don't Care Register	7-10
GR08 Bit Mask Register	7-10

CHAPTER 8 — Attribute Controller Registers

Introduction	8-1
ARX Attribute Controller Index Register	8-2
AR00-AR0F Palette Registers 0-F	8-3
AR10 Mode Control Register	8-4
AR11 Overscan Color Register	8-6
AR12 Memory Plane Enable Register	8-7
AR13 Horizontal Pixel Panning Register	8-8
AR14 Color Select Register	8-9

CHAPTER 9 — Palette DAC Registers

Introduction	9-1
DACMASK Pixel Data Mask Register	9-3
DACSTATE DAC State Register	9-3
DACRX Palette Read Index Register	9-4
DACWX Palette Write Index Register	9-4
DACDATA Palette Data Register	9-5

CHAPTER 10 — CRT Controller Registers

Introduction.....	10-1
CRX CRT Controller Index Register	10-2
CR00 Horizontal Total Register.....	10-2
CR01 Horizontal Display Enable End Register.....	10-3
CR02 Horizontal Blanking Start Register	10-3
CR03 Horizontal Blanking End Register	10-4
CR04 Horizontal Sync Start Register.....	10-5
CR05 Horizontal Sync End Register	10-5
CR06 Vertical Total Register.....	10-6
CR07 Overflow Register.....	10-7
CR07 Overflow Register (continued).....	10-8
CR07 Overflow Register (continued).....	10-9
CR07 Overflow Register (continued).....	10-10
CR08 Preset Row Scan Register	10-11
CR09 Maximum Scan Line Register	10-12
CR09 Maximum Scan Line Register (continued).....	10-13
CR0A Text Cursor Start Register.....	10-14
CR0B Text Cursor End Register.....	10-15
CR0C Start Address High Register	10-16
CR0D Start Address Low Register.....	10-17
CR0E Text Cursor Location High Register.....	10-18
CR0F Text Cursor Location Low Register.....	10-18
CR10 Vertical Sync Start Register	10-19
CR11 Vertical Sync End Register	10-20
CR12 Vertical Display Enable End Register.....	10-21
CR13 Offset Register	10-21
CR14 Underline Location Register	10-22
CR15 Vertical Blanking Start Register	10-23
CR16 Vertical Blanking End Register.....	10-23
CR17 CRT Mode Control.....	10-24
CR17 CRT Mode Control (continued).....	10-25
CR17 CRT Mode Control (continued).....	10-26
CR18 Line Compare Register	10-27
CR22 Memory Read Latch Data Register.....	10-28
CR30 Extended Vertical Total Register	10-28
CR31 Extended Vertical Display End Register.....	10-29
CR32 Extended Vertical Sync Start Register	10-30
CR33 Extended Vertical Blanking Start Register	10-31
CR40 Extended Start Address Register.....	10-32
CR41 Extended Offset Register	10-33
CR70 Interlace Control Register	10-33
CR71 NTSC/PAL Video Output Control Register.....	10-34
CR72 Horizontal Serration 1 Start Register	10-35
CR73 Horizontal Serration 2 Start Register	10-35
CR74 NTSC/PAL Horizontal Pulse Width Register	10-36

CHAPTER 11 — PCI Configuration Registers

Introduction 11-1
 VENDID Vendor ID 11-2
 DEVID Device ID 11-2
 DEVCTL Device Control 11-3
 DEVSTAT Device Status 11-5
 REV Revision 11-7
 PRG Register-Level Programming Interface 11-7
 SUB Sub-Class Code 11-8
 BASE Base Class Code 11-8
 HDR Header Type 11-9
 MBASE Memory Base Address 11-10
 RBASE ROM Base Address 11-11

CHAPTER 12 — BitBLT Registers

Introduction 12-1
 BR00 Source and Destination Offset Register 12-2
 BR01 Pattern/Source Expansion Background Color Register 12-3
 BR02 Pattern/Source Expansion Foreground Color Register 12-4
 BR03 Monochrome Source Control Register 12-5
 BR04 BitBLT Control Register 12-7
 BR05 Pattern Address Register 12-10
 BR06 Source Address Register 12-11
 BR07 Destination Address Register 12-12
 BR08 Destination Width & Height Register 12-13
 BR09 Source Expansion Background Color Register 12-14
 BR0A Source Expansion Foreground Color Register 12-15

CHAPTER 13 — Extension Registers

13.0 Extension Registers	13-1
13.1 BASIC SYSTEM CONFIGURATION.....	13-1
XR00 Vendor ID Low	13-1
XR01 Vendor ID High	13-1
XR02 Device ID Low.....	13-1
XR03 Device ID High	13-2
XR04 Revision ID	13-2
XR05 Linear Base Address Low	13-2
XR06 Linear Base Address High	13-3
XR08 Configuration	13-3
XR09 I/O Control.....	13-4
XR0A Address Mapping	13-5
XR0B Burst Write mode	13-6
XR0E Page Selector	13-6
13.2 BitBLT ENGINE CONTROL REGISTER.....	13-7
XR20 Bitter Configuration Control	13-7
13.3 MEMORY CONFIGURATION	13-8
XR40 DRAM Access Control Register	13-8
XR41 DRAM Type Register	13-9
XR42 DRAM Configuration Register	13-10
XR43 DRAM Interface	13-11
XR44 DRAM Timing Register.....	13-12
13.4 PIN CONTROL REGISTERS	13-13
XR60 Video Pin Control	13-13
XR61 DDC Sync Select	13-14
XR62 GPIO Control.....	13-15
XR63 GPIO Data.....	13-15
XR67 Pin Tri-State Control.....	13-16
XR70 Configuration Pin 0.....	13-17
XR71 Configuration Pin 1	13-19
13.5 PIXEL PIPELINE CONTROL	13-20
XR80 Pixel Pipeline Configuration 0	13-20
XR81 Pixel Pipeline Configuration 1	13-21
XR82 Pixel Pipeline Configuration 2	13-22

CHAPTER 13 — Extension Registers (continued)

13.6 HARDWARE CURSOR 1 & 2 13-23

 XRA0 Cursor 1 Control Register..... 13-23

 XRA1 Cursor 1 Vertical Extension Register 13-25

 XRA2 Cursor 1 Base Address Low Register 13-25

 XRA3 Cursor 1 Base Address High Register 13-26

 XRA4 Cursor 1 X-Position Low Register 13-26

 XRA5 Cursor 1 X-Position High Register..... 13-27

 XRA6 Cursor 1 Y-Position Low Register 13-27

 XRA7 Cursor 1 Y-Position High Register..... 13-28

 XRA8 Cursor 2 Control Register..... 13-29

 XRA9 Cursor 2 Vertical Extension Register 13-31

 XRAA Cursor 2 Base Address Low Register 13-31

 XRAB Cursor 2 Base Address High Register..... 13-32

 XRAC Cursor 2 X-Position Low Register..... 13-32

 XRAD Cursor 2 X-Position High Register..... 13-33

 XRAE Cursor 2 Y-Position Low Register 13-33

 XRAF Cursor 2 Y-Position High Register..... 13-34

13.7 CLOCK CONTROL..... 13-35

 XRC0 Video Clock 0 VCO M-Divisor..... 13-35

 XRC1 Video Clock 0 VCO N-Divisor 13-36

 XRC2 Video Clock 0 VCO M/N-Divisor MSBs 13-36

 XRC3 Video Clock 0 Divisor Select 13-37

 XRC4 Video Clock 1 VCO M-Divisor..... 13-38

 XRC5 Video Clock 1 VCO N-Divisor 13-38

 XRC6 Video Clock 1 VCO M/N-Divisor MSBs..... 13-39

 XRC7 Video Clock 1 Divisor Select 13-40

 XRC8 Video Clock 2 VCO M-Divisor..... 13-41

 XRC9 Video Clock 2 VCO N-Divisor 13-41

 XRCA Video Clock 2 VCO M/N-Divisor MSBs 13-42

 XRCB Video Clock 2 Divisor Select 13-43

 XRCC Memory Clock VCO M-Divisor 13-44

 XRCD Memory Clock VCO N-Divisor..... 13-44

 XRCE Memory Clock Divisor Select..... 13-45

 XRCF Clock Configuration 13-46

13.8 POWER MANAGEMENT 13-47

 XRD0 Module PowerDown 0..... 13-47

 XRD2 Down Counter 13-48

 XRE0–XRE7 Software Flags x 13-48

 XRF8–XRFC Test Registers 13-48

CHAPTER 14 — Multimedia Registers

MR00	Module Capability	14-1
MR01	Secondary Capability.....	14-1
14.1	ACQUISITION CONTROL	14-2
MR02	Acquisition Control 1	14-2
MR03	Acquisition Control 2	14-3
MR04	Acquisition Control 3	14-4
MR05	Acquisition Control 4	14-5
MR06	Acquisition Memory Address PTR1	14-6
MR07	Acquisition Memory Address PTR1	14-6
MR08	Acquisition Memory Address PTR1	14-6
MR09	Acquisition Memory Address PTR2	14-7
MR0A	Acquisition Memory Address PTR2.....	14-7
MR0B	Acquisition Memory Address PTR2.....	14-7
MR0C	Acquisition Memory Width (Span).....	14-8
MR0E	Acquisition Window XLEFT	14-8
MR0F	Acquisition Window XLEFT	14-8
MR10	Acquisition Window XRIGHT.....	14-9
MR11	Acquisition Window XRIGHT.....	14-9
MR12	Acquisition Window Y-TOP	14-9
MR13	Acquisition Window Y-TOP	14-10
MR14	Acquisition AQ Window Y-BOTTOM.....	14-10
MR15	Acquisition Window Y-BOTTOM.....	14-10
MR16	H-SCALE.....	14-11
MR17	V-SCALE.....	14-11
MR18	Capture Frame Count	14-11
14.2	PLAYBACK CONTROL.....	14-12
MR1E	Display Control 1	14-12
MR1F	Display Control 2	14-13
MR20	Display Control 3	14-14
MR21	Double Buffer Status	14-15
MR22-24	Playback Memory Address PTR1	14-16
MR25-27	Playback Memory Address PTR2	14-17
MR28	Playback Memory Width (Span)	14-18
MR2A	Playback Window XLEFT	14-18
MR2B	Playback Window XLEFT.....	14-18
MR2C	Playback Window	14-19
MR2D	Playback Window XRIGHT.....	14-19
MR2E	Playback Window Y-TOP	14-19
MR2F	Playback Window Y-TOP.....	14-20
MR30	Playback Window Y-BOTTOM.....	14-20
MR31	Playback Window Y-BOTTOM.....	14-20
MR32	H-ZOOM.....	14-21
MR33	V-ZOOM.....	14-21
MR3C	Color Key Control 1	14-22
MR3D-3F	Color Keys	14-23
MR40-42	Color Key Masks	14-23
MR43	Line Count.....	14-24
MR44	Line Count.....	14-24

CHAPTER 15 — Flat Panel Registers

FR00 Feature Register..... 15-1

FR01 CRT / FP Control 15-2

FR02 FP Mode Control..... 15-3

FR03 FP Dot Clock Source 15-3

FR04 Panel Power Sequencing Delay 15-4

FR05 Power Down Control 1..... 15-5

FR06 FP Power Down Control..... 15-6

FR08 FP Pin Polarity..... 15-7

FR0A Programmable Output Drive..... 15-8

FR0B FP Pin Control 1 15-9

FR0C Pin Control 2..... 15-10

FR0F Activity Timer Control..... 15-11

FR10 FP Format 0..... 15-12

FR11 FP Format 1 15-14

FR12 FP Format 2 15-16

FR13 FP Format 3 15-18

FR16 FRC Option Select..... 15-19

FR17 Polynomial FRC Control 15-20

FR18 FP Text Mode Control..... 15-20

FR19 Blink Rate Control..... 15-21

FR1A Frame Buffer Control..... 15-22

FR1E M (ACDCLK) Control..... 15-23

FR1F Diagnostic..... 15-24

FR20 FP Horizontal Panel Display Size LSB 15-25

FR21 FP Horizontal Sync Start LSB 15-25

FR22 FP Horizontal Sync End 15-26

FR23 FP Horizontal Total LSB..... 15-26

FR24 FP HSync (LP) Delay LSB 15-27

FR25 FP Horizontal Overflow 1 15-27

FR26 FP Horizontal Overflow 2 15-28

FR27 FP HSync (LP) Width and Disable..... 15-28

FR30 FP Vertical Panel Size LSB..... 15-29

FR31 FP Vertical Sync Start LSB 15-29

FR32 FP Vertical Sync End 15-29

FR33 FP Vertical Total LSB 15-30

FR34 FP VSync (FLM) Delay LSB 15-30

FR35 FP Vertical Overflow 1..... 15-31

FR36 FP Vertical Overflow 2..... 15-31

FR37 FP VSync (FLM) Disable..... 15-32

FR40 Horizontal Compensation Register..... 15-33

FR41 Horizontal Stretching Register..... 15-35

FR48 Vertical Compensation Register 15-36

FR49-4C Text Mode Vertical Stretching 0 MSB 15-37

FR4D Vertical Line Replication Register..... 15-37

FR4E Selective Vertical Stretching Disable Register..... 15-38

CHAPTER 16 — Electrical Specifications

Absolute Maximum Conditions..... 16-1
Normal Operating Conditions 16-1
DAC Characteristics..... 16-1
DC Characteristics..... 16-2
DC Drive Characteristics..... 16-2
AC Test Conditions..... 16-3
AC Timing Characteristics
 Reference Clock 16-4
 Clock Generator 16-4
 Reset Timing 16-5
 AC Timing Characteristics - PCI Bus Frame (33 MHz)..... 16-6
 PCI Bus Frame Timing..... 16-6
 PCI Bus Stop Timing (33 MHz) 16-7
 PCI BIOS ROM Timing..... 16-7
 DRAM Read / Write 16-8
 DRAM Read Cycle Timing..... 16-9
 DRAM Write Cycle Timing..... 16-9
 CAS-Before-RAS (CBR) DRAM Refresh Cycle Timing..... 16-10
 “Self Refresh DRAM” Refresh Cycle Timing..... 16-10
 Video Input Port Timing 16-11
 Panel Output Timing 16-12

CHAPTER 17 — Mechanical Specifications

Mechanical Specifications..... 17-1

APPENDIX A — Clock Generation

A.1 Clock Synthesizer A-1
 A.2 Dot Clock (DCLK) A-1
 A.3 Memory Clock (MCLK) A-1
 A.4 PLL Parameters A-2
 A.5 Programming the Clock Synthesizer A-3
 A.6 DCLK Programming A-3
 A.7 MCLK Programming A-3
 A.8 Programming Constraints A-3
 A.9 Programming Example A-4
 A.10 Display Memory Bandwidth A-4
 A.11 STN-DD Panel Buffering A-5
 A.12 Horizontal and Vertical Clocking A-6

APPENDIX B — VGA Standard Modes

B.1 VGA Standard Modes B-1

APPENDIX C — Panel Power Sequencing

C Panel Power Sequencing C-1

APPENDIX D — Hardware Cursor and Pop Up Window

D Introduction D-1
 D.1 Cursor Configuration D-2
 D.1.1 Basic Cursor Configuration D-2
 D.1.2 Base Address for Cursor Data D-2
 D.1.3 Cursor Vertical Extension D-3
 D.1.4 Cursor Colors D-3
 D.2 Cursor Modes D-3
 D.2.1 32x32x2bpp & 64x64x2bpp AND/XOR Pixel Plane Modes D-4
 D.2.2 64x64x2bpp 4-Color Mode D-5
 D.2.3 64x64x2bpp 3-Color and Transparency Mode D-6
 D.2.4 128x128x1bpp 2-Color Mode D-7
 D.2.5 The 128x128x1bpp 1-Color and Transparency Mode D-8
 D.3 Cursor Positioning D-9

APPENDIX E — BitBLT Engine

E.1 Introduction E-1
 E.2 Basic BitBLT Functional Considerations E-2
 E.2.1 Color Depth Configuration and Color Expansion E-8
 E.2.2 Graphics Data Size Limitations E-2
 E.2.3 Bit-Wise Operations E-3
 E.2.4 Per-Pixel Write-Masking Operations E-6
 E.2.5 When the Source and Destination Locations Overlap E-8

E.3 Basic Graphics Data Considerations.....	E-12
E.3.1 Contiguous vs. Discontiguous Graphics Data	E-12
E.3.2 Source Data	E-14
E.3.3 Monochrome Source Data.....	E-15
E.3.4 Pattern Data.....	E-16
E.3.5 Destination Data.....	E-19
E.4 BitBLT Programming Examples.....	E-20
E.4.1 Pattern Fill - A Very Simple BitBLT	E-20
E.4.2 Drawing Characters Using a Font Stored in System Memory	E-23

APPENDIX F — Memory Configurations

F.1 Introductions	F-1
F.2 Memory Interface (32 or 64 Bit) with an External STN-DD Buffer	F-1
F.3 Support for FPM and EDO DRAM Types.....	F-1
F.4 Support for Dual-CAS or Dual-WE (per Word) DRAMs.....	F-2
F.5 Memory Configuration Overview	F-3
F.5.1 1MB, 64-bit Memory Configuration Using Two 128Kx32 DRAMs.....	F-4
F.5.2 1MB, 32-bit Memory Configuration Using Two 128Kx32 DRAMs.....	F-6
F.5.3 2MB, 64-bit Memory Configuration Using Four 128Kx32 DRAMs	F-7
F.5.4 1MB, 32-bit Memory Configuration Using Two 256Kx16 DRAMs.....	F-8
F.5.5 2MB, 64-bit Memory Configuration Using Four 256Kx16 DRAMs	F-9
F.5.6 4MB, 64-bit Memory Configuration Using Eight 256Kx16 DRAMs	F-10
F.5.7 2MB, 32-bit Memory Configuration Using a Single 512Kx32 DRAM	F-11
F.5.8 4MB, 64-bit Memory Configuration Using Two 512Kx32 DRAMs.....	F-12

TABLE OF FIGURES

Figure 1: System Diagram - External Interfaces	iii
Figure 2: System Diagram - Internal Data Flow.....	iii
Figure 1-1: Display Memory Configurations	1-2
Figure 1-2: Display Memory Configurations with an STN-DD Buffer.....	1-3
Figure 2-1: Pin Diagram (Top View).....	2-2
Figure 2-2: Pin Diagram (Bottom View).....	2-3
Figure 16-1: AC Test Timing.....	16-3
Figure 16-2: Reference Clock Timing.....	16-4
Figure 16-3: Reset Timing	16-5
Figure 16-4: PCI Bus Frame Timing.....	16-6
Figure 16-5: PCI Bus Stop Timing	16-7
Figure 16-6: PCI BIOS ROM Timing.....	16-7
Figure 16-7: DRAM Read Cycle Timing	16-9
Figure 16-8: DRAM Write Cycle Timing	16-9
Figure 16-9: CAS-Before-RAS (CBR) DRAM Refresh Cycle Timing.....	16-10
Figure 16-10: “Self Refresh DRAM” Refresh Cycle Timing.....	16-10
Figure 16-11: Video Data Port Timing	16-11
Figure 16-12: Panel Output Timing	16-12
Figure A-1: PLL Elements	A-2
Figure E-1: Block Diagram and Data Paths of the BitBLT Engine.....	E-1
Figure E-2: Block Diagram and Data Paths of the BitBLT Engine.....	E-7
Figure E-2-1: Source Corruption in BitBLT with Overlapping Source and Destination Locations.....	E-9
Figure E-2-2: Correctly Performed BitBLT with Overlapping Source and Destination Locations.....	E-10
Figure E-2-3: Suggested Starting Points for Possible Source and Destination Overlap Situations.....	E-11
Figure E-3-1: Representation of On-Screen Single 6-Pixel Line in the Frame Buffer	E-12
Figure E-3-2: Representation of On-Screen 6x4 Array of Pixels in the Frame Buffer.....	E-13
Figure E-3-3: Pattern Data - Always an 8x8 Array of Pixels	E-16
Figure E-3-4: Monochrome Pattern Data - Occupies a Single Quadword	E-16
Figure E-3-5: 8bpp Pattern Data - Occupies 64 Bytes (8 Quadwords)	E-17
Figure E-3-6: 16bpp Pattern Data - Occupies 128 Bytes (16 Quadwords)	E-17
Figure E-3-7: 24bpp Pattern Data - Occupies 256 Bytes (32 Quadwords)	E-18
Figure E-4-1: On-Screen Destination for Example Pattern Fill BitBLT	E-20
Figure E-4-2: Pattern Data for Example Pattern Fill BitBLT.....	E-21
Figure E-4-3: Results of Example Pattern Fill BitBLT	E-22
Figure E-4-4: On-Screen Destination for Example Character Drawing BitBLT.....	E-23
Figure E-4-5: Source Data in System Memory for Example Character Drawing BitBLT	E-23
Figure E-4-6: Results of Example Character Drawing BitBLT.....	E-25
Figure F-1: 1MB, 64-bit Memory Configuration Using Two 128Kx32 DRAMs	F-4
Figure F-2: 1MB, 32-bit Memory Configuration Using Two 128Kx32 DRAMs	F-6
Figure F-3: 2MB, 64-bit Memory Configuration Using Four 128Kx32 DRAMs	F-7
Figure F-4: 1MB, 32-bit Memory Configuration Using Two 256Kx16 DRAMs with Optional External STN-DD Buffer Using a Single 256Kx16 DRAM.....	F-8
Figure F-5: 2MB, 64-bit Memory Configuration Using 256Kx16 DRAMs.....	F-9
Figure F-6: 4MB, 64-bit Memory Configuration Using Eight 256Kx16 DRAMs	F-10
Figure F-7: 2MB, 32-bit Memory Configuration Using a Single 512Kx32 DRAM with Optional External STN-DD Buffer Using a Single 256Kx16 DRAM.....	F-11
Figure F-8: 4MB, 64-bit Memory Configuration Using Two 512Kx32 DRAMs	F-12

This page intentionally left blank.

LIST OF TABLES

Table 16-1: 65554 Absolute Maximum Conditions	16-1
Table 16-2: 65554 Normal Operating Conditions.....	16-1
Table 16-3: 65554 DAC Characteristics:	16-1
Table 16- 4: 65554 DC Characteristics:.....	16-2
Table 16- 5: 65554 DC Drive Characteristics:.....	16-2
Table 16- 6: 65554 AC Test Conditions:	16-3
Table 16- 7: 65554 AC Timing Characteristics - Reference Clock.....	16-4
Table 16- 8: 65554 AC Timing Characteristics - Clock Generator†	16-4
Table 16- 9: 65554 AC Timing Characteristics - Reset	16-5
Table 16- 10: 65554 AC Timing Characteristics - PCI Bus Frame (33 MHz).....	16-6
Table 16- 11: 65554 AC Timing Characteristics - PCI Bus Stop (33 MHz).....	16-7
Table 16- 12: 65554 AC Timing Characteristics PC BIOS ROM	16-7
Table 16- 13: 65554 AC Timing Characteristics - DRAM Read / Write	16-8
Table 16-14: 65554 AC Timing Characteristics - CBR Refresh.....	16-10
Table 16-15: 65554 AC Timing Characteristics - Self Refresh.....	16-10
Table 16- 16: 65554 AC Timing Characteristics - Video Input Port	16-11
Table 16- 17: 65554 AC Timing Characteristics - Panel Output Timing.....	16-12
Table D-1: Memory Organization 32x32x2bpp AND/XOR Pixel Plane Mode.....	D-4
Table D-2: Memory Organization 64x64x2bpp AND/XOR Pixel Plane Mode.....	D-4
Table D-3: Pixel Data 32x32x2bpp & 64x64x2bpp AND/XOR Pixel Plane Modes	D-4
Table D-4: Memory Organization 64x64x2bpp 4-Color Mode	D-5
Table D-5: Pixel Data 64x64x2bpp 4-Color Mode	D-5
Table D-6: Memory Organization 64x64x2bpp 3-Color & Transparency Mode.....	D-6
Table D-7: Pixel Data 64x64x2bpp 3-Color & Transparency Mode	D-6
Table D-8: Memory Organization 128x128x1bpp 2-Color Mode	D-7
Table D-9: Pixel Data 128x128x1bpp 2-Color Mode	D-7
Table D-10: Memory Organization 128x128x1bpp 1-Color & Transparency Mode	D-8
Table D-11: Pixel Bit Definitions 128x128x1bpp 1-Color & Transparency Mode	D-8
Table E-1: Bit-Wise Operations and 8-bit Codes (00-3F).....	E-3
Table E-2: Bit-Wise Operations and 8-bit Codes (40-7F).....	E-4
Table E-3: Bit-Wise Operations and 8-bit Codes (80-BF).....	E-5
Table E-4: Bit-Wise Operations and 8-bit Codes (C0-FF).....	E-6
Table F-1: CAS and WE Signal Functions for the 64-Bit Memory Interface	F-2
Table F-2: CAS and WE Signal Functions for the 32-Bit Memory Interface	F-2
Table F-3: CAS and WE Signal Functions External STN-DD Buffer Interface	F-2
Table F-4: Depicted Memory Configurations	F-3

CHAPTER 1

INTRODUCTION / OVERVIEW

This page intentionally left blank.

1. Introduction / Overview

The HiQVideo™ family of high performance multimedia flat panel / CRT GUI accelerators extend CHIPS' offering of high performance flat panel controllers for full-featured notebooks and sub-notebooks. The HiQVideo™ family offers 64-bit high performance and new hardware multimedia support features.

1.1 High Performance

Based on a totally new internal architecture, the HiQVideo™ family, of which the 65554 is a part, integrates a powerful 64-bit graphics accelerator engine for Bit Block Transfer (BitBLT), hardware cursor, and other functions intensively used in Graphical User Interfaces (GUIs) such as Microsoft® Windows. Superior performance is also achieved through a direct 32-bit interface to the PCI Local Bus. The HiQVideo™ family offers exceptional performance when combined with CHIPS advanced linear acceleration driver technology.

1.2 Hardware Multimedia Support

The HiQVideo™ family implements independent multimedia capture and display systems on-chip. The capture system places data in display memory (usually off screen) and the display system places it in a window on the screen.

The capture system can receive data from either the system bus or from the ZV enabled video port in either RGB or YUV format. The input data can also be scaled down before storage in display memory (e.g., from any size larger than 320x240 down to 352x248). Capture of input data may also be double buffered for smoothing and to prevent image tearing.

The display system can independently place either RGB or YUV data from anywhere in display memory into an on-screen window which can be any size and located at any pixel boundary (YUV data is converted to RGB "on-the-fly" on output). Non-rectangular windows are supported via color keying. The data can be fractionally zoomed on output up to 8x to fit the onscreen window and can be horizontally and vertically interpolated to scale or zoom artifacts. Interlaced and non-interlaced data are supported in both capture and display systems.

1.3 Versatile Panel Support

The HiQVideo™ family supports a wide variety of monochrome and color Single-Panel, Single-Drive (SS) and Dual-Panel, Dual Drive (DD) standard and high-res passive STN and active matrix TFT/MIM LCD, and EL panels. For monochrome panels, up to 64 gray scales are supported. Up to 4096 different colors can be displayed on passive STN LCDs and up to 16M colors on 24-bit active matrix LCDs.

The HiQVideo™ family offers a variety of programmable features to optimize display quality. Vertical centering and stretching are provided for handling modes with less than 480 lines on 480-line panels. Horizontal and vertical stretching capabilities are also available for both text and graphics modes for optimal display of VGA text and graphics modes on 800x600 and 1024x768 panels. Three selectable color-to-gray scale reduction techniques and SMARTMAP™ are available for improving the ability to view color applications on monochrome panels. CHIPS' polynomial FRC algorithm reduces panel flicker on a wider range of panel types with a single setting for a particular panel type.

1.4 Low Power Consumption

The HiQVideo™ family employs a variety of advanced power management features to reduce power consumption of the display sub-system and extend battery life. Although optimized for 3.3V operation, the HiQVideo™ controller's internal logic, memory interface, bus interface, and panel interfaces can be independently configured to operate at either 3.3V or 5V.

1.5 Software Compatibility / Flexibility

The HiQVideo™ controllers are fully compatible with VGA at the register, and BIOS levels. CHIPS and third-party vendors supply fully VGA-compatible BIOS, end-user utilities and drivers for common application programs (e.g., Microsoft Windows, OS/2).

1.6 Display Memory Size Requirements

The 65554 supports the following 32-bit wide and 64-bit wide memory configurations listed below:

32-bit Memory Bus

1MB	256Kx16	256Kx16
1MB	128Kx32	128Kx32
1MB	256Kx32	
2MB	256Kx16	256Kx16
	256Kx16	256Kx16
2MB	256Kx32	256Kx32
2MB	512Kx32	

64-bit Memory Bus

1MB	128Kx32	128Kx32		
2MB	256Kx16	256Kx16	256Kx16	256Kx16
2MB	128Kx32	128Kx32		
	128Kx32	128Kx32		
2MB	256Kx32	256Kx32		
4MB	256Kx16	256Kx16	256Kx16	256Kx16
	256Kx16	256Kx16	256Kx16	256Kx16
4MB	256Kx32	256Kx32		
	256Kx32	256Kx32		
4MB	512Kx32	512Kx32		

Figure 1-1: Display Memory Configurations

Note: The 64-bit wide memory configurations have double the memory bandwidth of the 32-bit wide configurations.

The following figure shows the display memory configurations using an external STN-DD buffer:

	32-bit Memory Bus		16-bit Memory Bus
1.5 MB	256Kx16	256Kx16	256K x16
1.5 MB	128Kx32		256K x16
	128Kx32		
1.5 MB	256Kx32		256K x16
2.5 MB	256Kx16	256Kx16	256K x16
	256Kx16	256Kx16	
2.5 MB	256Kx32		256K x16
	256Kx32		
2.5 MB	512Kx32		256K x16

Figure 1-2: Display Memory Configurations with an STN-DD Buffer

Notes:

- All of the 32-bit configurations allow an additional 256K x 16 device to be used for an external 16-bit wide STN-DD buffer, as shown above.
- The 65554 supports both video capture/playback and an external STN-DD buffer at the same time.

This page intentionally left blank

CHAPTER 2

PIN DESCRIPTIONS

This page intentionally left blank.

2.0 PIN DESCRIPTIONS

The following pages contain the BGA ball assignments and a list of all the pins for the 65554 GUI Accelerator. The pins are divided into the following groups:

- PCI Bus; Flat Panel Display Interface
- CRT and Clock Interface
- Power / Ground and Standby Control
- Video Interface; Miscellaneous.

Pin names in parentheses (...) indicate alternate functions.

2.1 Top View: BGA Ball Assignments

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U	V	W	Y																					
20	AA4	AA2	RSVD	MC11	MC9	MC6	MC3	CASCL	WEC	MD15	MD12	MD9	MD7	MD3	MD0	WED	VP1	VP6	VP10	RSVD	20																				
19	AA6	AA5	AA1	MC15	MC12	MC8	MC5	MC2	CASCH	N/C	MD11	MD8	MD4	MD1	CASDH	VP2	VP5	VP9	VP11	VP14	19																				
18	WEB	AA7	AA3	AA0	MC14	MC10	MC7	MC4	MC0	RAS1	MD10	MD6	MD2	CASDL	VP0	VP4	VP8	VP13	VP15	VCLK	18																				
17	MB2	CASBH	AA8	RSVD	RSVD	MC13	GND	MVCC	MC1	MD14	MD13	MD5	MVCC	GND	VP3	VP7	VP12	PCLK	HREF	P33	17																				
16	MB4	MB1	CASBL	AA9	<div style="border: 1px solid black; width: 100px; height: 100px; margin: auto; display: flex; align-items: center; justify-content: center;"> <div style="border: 1px solid black; padding: 2px;"> <table border="1" style="text-align: center;"> <tr><td>12</td><td>GND</td><td>GND</td><td>GND</td><td>GND</td></tr> <tr><td>11</td><td>GND</td><td>GND</td><td>GND</td><td>GND</td></tr> <tr><td>10</td><td>GND</td><td>GND</td><td>GND</td><td>GND</td></tr> <tr><td>9</td><td>GND</td><td>GND</td><td>GND</td><td>GND</td></tr> </table> </div> </div>												12	GND	GND	GND	GND	11	GND	GND	GND	GND	10	GND	GND	GND	GND	9	GND	GND	GND	GND	VRDY	VREF	P34	P31	16
12	GND	GND	GND	GND																																					
11	GND	GND	GND	GND																																					
10	GND	GND	GND	GND																																					
9	GND	GND	GND	GND																																					
15	MB7	MB5	MB3	MB0													P35	P32	P30	P28	15																				
14	MB10	MB8	MB6	GND													GND	P29	P27	P25	14																				
13	MB14	MB11	MB9	MVCC													VVCC	P26	P24	P21	13																				
12	N/C	MB15	MB13	MB12													P23	P22	IVCC	P20	12																				
11	CASAH	WEA	RAS0	CASAL													P16	P19	P18	P17	11																				
10	MA1	MA2	MA3	MA0													P15	P12	P13	P14	10																				
9	MA4	MA5	MA7	IVCC													P7	P8	P10	P11	9																				
8	MA6	MA8	MA10	RSVD													DVCC	P4	P6	P9	8																				
7	MA9	MA11	MA13	GND													GND	P1	P3	P5	7																				
6	MA12	MA14	ROM OE	N/C													EBKL	M	P0	P2	6																				
5	MA15	N/C	N/C	PVCC													AVCC	EVDD	FLM	SHCLK	5																				
4	N/C	PGND	PVCC	RSVD	STBY	AD30	GND	BVCC	AD20	TRDY	DVSEL	AD13	BVCC	GND	AD2	GP1	DDCK	GRN	EVEE	LP	4																				
3	PGND	SVCC	RCLK	TRST	AD31	AD27	AD24	AD23	AD19	C/BE2	SERR	AD14	AD10	C/BE0	AD5	AD1	HSYNC	DDDA	BLUE	RED	3																				
2	SGND	TCLK	TDO	BCLK	AD29	AD25	IDSEL	AD21	AD17	FRAM	PERR	C/BE1	AD12	AD9	AD7	AD3	AD0	VSYNC	RSET	AGND	2																				
1	TMS	TDI	RST	AD28	AD26	C/BE3	AD22	AD18	AD16	IRDY	STOP	PAR	AD15	AD11	AD8	AD6	AD4	GP0	CVCC	RGND	1																				

Note: Balls D5 and C4 (PVCC) may be jumpered together
 Balls B4 and A3 (PGND) may be jumpered together

Figure 2-1: Pin Diagram

2.2 Bottom View: BGA Ball Assignments

	Y	W	V	U	T	R	P	N	M	L	K	J	H	G	F	E	D	C	B	A																		
20	RSVD	VP10	VP6	VP1	WED	MD0	MD3	MD7	MD9	MD12	MD15	WEC	CASCL	MC3	MC6	MC9	MC11	RSVD	AA2	AA4	20																	
19	VP14	VP11	VP9	VP5	VP2	CASDH	MD1	MD4	MD8	MD11	N/C	CASCH	MC2	MC5	MC8	MC12	MC15	AA1	AA5	AA6	19																	
18	VCLK	VP15	VP13	VP8	VP4	VP0	CASDL	MD2	MD6	MD10	RAS1	MC0	MC4	MC7	MC10	MC14	AA0	AA3	AA7	WEB	18																	
17	P33	HREF	PCLK	VP12	VP7	VP3	GND	MVCC	MD5	MD13	MD14	MC1	MVCC	GND	MC13	RSVD	RSVD	AA8	CASBH	MB2	17																	
16	P31	P34	VREF	VRDY	<div style="border: 1px solid black; width: 100%; height: 100%; display: flex; align-items: center; justify-content: center;"> <div style="border: 1px solid black; padding: 5px;"> <table border="1" style="text-align: center;"> <tr><td>GND</td><td>GND</td><td>GND</td><td>GND</td></tr> <tr><td>GND</td><td>GND</td><td>GND</td><td>GND</td></tr> <tr><td>GND</td><td>GND</td><td>GND</td><td>GND</td></tr> <tr><td>GND</td><td>GND</td><td>GND</td><td>GND</td></tr> </table> </div> </div>													GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	AA9	CASBL	MB1	MB4	16
GND	GND	GND	GND																																			
GND	GND	GND	GND																																			
GND	GND	GND	GND																																			
GND	GND	GND	GND																																			
15	P28	P30	P32	P35														MB0	MB3	MB5	MB7	15																
14	P25	P27	P29	GND														GND	MB6	MB8	MB10	14																
13	P21	P24	P26	VVCC														MVCC	MB9	MB11	MB14	13																
12	P20	IVCC	P22	P23														MB12	MB13	MB15	N/C	12																
11	P17	P18	P19	P16														CASAL	RA90	WEA	CASAH	11																
10	P14	P13	P12	P15														MA0	MA3	MA2	MA1	10																
9	P11	P10	P8	P7														IVCC	MA7	MA5	MA4	9																
8	P9	P6	P4	DVCC														RSVD	MA10	MA8	MA6	8																
7	P5	P3	P1	GND														GND	MA13	MA11	MA9	7																
6	P2	P0	M	EBKL														N/C	ROM	OE	MA14	MA12	6															
5	SHCLK	FLM	EVDD	AVCC														PVCC	N/C	N/C	MA15	5																
4	LP	EVEE	GRN	DDCK	GP1	AD2	GND	BVCC	AD13	DVSEL	TRDY	AD20	BVCC	GND	AD30	STBY	RSVD	PVCC	PGND	N/C	4																	
3	RED	BLUE	DDDA	HSYNC	AD1	AD5	C/BE0	AD10	AD14	SERR	C/BE2	AD19	AD23	AD24	AD27	AD31	TRST	RCLK	SVCC	PGND	3																	
2	AGND	RSET	VSYNC	AD0	AD3	AD7	AD9	AD12	C/BE1	PERR	FRAM	AD17	AD21	IDSEL	AD25	AD29	BCLK	TDO	TCLK	SGND	2																	
1	RGND	CVCC	GP0	AD4	AD6	AD8	AD11	AD15	PAR	STOP	IRDY	AD16	AD18	AD22	C/BE3	AD26	AD28	RST	TDI	TMS	1																	

Figure 2-2: Pin Diagram

This page intentionally left blank.

2.3 PCI BUS INTERFACE

Ball	Pin Name	Type	Active	Description
C1	RESET#	In	Low	Reset. This input sets all signals and registers in the chip to a known state. All outputs from the chip are tri-stated or driven to an inactive state. This pin is ignored during Standby mode (STNDBY# pin low). The remainder of the system (therefore the system bus) may be powered down if desired (all bus output pins are tri-stated in Standby mode).
D2	BCLK	In	High	Bus Clock. This input provides the timing reference for all PCI bus transactions. All bus inputs except RESET# are sampled on the rising edge of BCLK. BCLK may be any frequency from DC to 33MHz.
M1	PAR	I/O	High	Parity. This signal is used to maintain even parity across AD0-31 and C/BE0-3#. PAR is stable and valid one clock after the address phase. For data phases PAR is stable and valid one clock after either IRDY# is asserted on a write transaction or TRDY# is asserted on a read transaction. Once PAR is valid, it remains valid until one clock after the completion of the current data phase (i.e., PAR has the same timing as AD0-31 but delayed by one clock). The bus master drives PAR for address and write data phases; the target drives PAR for read data phases.
K2	FRAME#	In	Low	Cycle Frame. Driven by the current master to indicate the beginning and duration of an access. Assertion indicates a bus transaction is beginning (while asserted, data transfers continue); de-assertion indicates the transaction is in the final data phase
K1	IRDY#	In	Low	Initiator Ready. Indicates the bus master's ability to complete the current data phase of the transaction. During a write, IRDY# indicates valid data is present on AD0-31; during a read it indicates the master is prepared to accept data. A data phase is completed on any clock when both IRDY# and TRDY# are sampled then asserted (wait cycles are inserted until this occurs).
K4	TRDY#	S/TS	Low	Target Ready. Indicates the target's ability to complete the current data phase of the transaction. During a read, TRDY# indicates that valid data is present on AD0-31; during a write it indicates the target is prepared to accept data. A data phase is completed on any clock when both IRDY# and TRDY# are sampled then asserted (wait cycles are inserted until this occurs).
L1	STOP#	S/TS	Low	Stop. Indicates the current target is requesting the master to stop the current transaction.
L4	DEVSEL#	S/TS	Low	Device Select. Indicates the current target has decoded its address as the target of the current access

Notes: S/TS stands for "Sustained Tri-state". These signals are driven by only one device at a time, are driven high for one clock before released, and are not driven for at least one cycle after being released by the previous device. A pull-up provided by the bus controller is used to maintain an inactive level between transactions.

All signals listed above are powered by BVCC and GND.

2.3 PCI BUS INTERFACE (continued)

Ball	Pin Name	Type	Active	Description
L2	PERR#	S/TS	Low	Parity Error. This signal reports data parity errors (except for Special Cycles where SERR# is used). The PERR# pin is Sustained Tri-state. The receiving agent will drive PERR# active two clocks after detecting a data parity error. PERR# will be driven high for one clock before being tri-stated as with all sustained tri-state signals. PERR# will not report status until the chip has claimed the access by asserting DEVSEL# and completing the data phase.
L3	SERR#	OD	Low	System Error. Used to report system errors where the result will be catastrophic (address parity error, data parity errors for Special Cycle commands, etc.). This output is actively driven for a single PCI clock cycle synchronous to BCLK and meets the same setup and hold time requirements as all other bused signals. SERR# is not driven high by the chip after being asserted, but is pulled high only by a weak pull-up provided by the system. Thus, SERR# on the PCI bus may take two or three clock periods to fully return to an inactive state.

Note: S/TS stands for “Sustained Tri-state”. These signals are driven by only one device at a time, are driven high for one clock before released, and are not driven for at least one cycle after being released by the previous device. A pull-up provided by the bus controller is used to maintain an inactive level between transactions.

PERR# and SERR# are powered by BVCC and GND.

2.3 PCI BUS INTERFACE (continued)

Ball	Pin Name	Type	Active	Description
U2	AD0	I/O	High	PCI Address / Data Bus
T3	AD1	I/O	High	Address and data are multiplexed on the same pins. A bus transaction consists of an address phase followed by one or more data phases (both read and write bursts are allowed by the bus definition).
R4	AD2	I/O	High	
T2	AD3	I/O	High	The address phase is the clock cycle in which FRAME# is asserted (AD0-31 contain a 32-bit physical address). For I/O, the address is a byte address. For memory and configuration, the address is a DWORD address. During data phases AD0-7 contain the LSB and 24-31 contain the MSB. Write data is stable and valid when IRDY# is asserted; read data is stable and valid when TRDY# is asserted. Data transfers only during those clocks when both IRDY# and TRDY# are asserted.
U1	AD4	I/O	High	
R3	AD5	I/O	High	The address phase is the clock cycle in which FRAME# is asserted (AD0-31 contain a 32-bit physical address). For I/O, the address is a byte address. For memory and configuration, the address is a DWORD address. During data phases AD0-7 contain the LSB and 24-31 contain the MSB. Write data is stable and valid when IRDY# is asserted; read data is stable and valid when TRDY# is asserted. Data transfers only during those clocks when both IRDY# and TRDY# are asserted.
T1	AD6	I/O	High	
R2	AD7	I/O	High	The address phase is the clock cycle in which FRAME# is asserted (AD0-31 contain a 32-bit physical address). For I/O, the address is a byte address. For memory and configuration, the address is a DWORD address. During data phases AD0-7 contain the LSB and 24-31 contain the MSB. Write data is stable and valid when IRDY# is asserted; read data is stable and valid when TRDY# is asserted. Data transfers only during those clocks when both IRDY# and TRDY# are asserted.
R1	AD8	I/O	High	
P2	AD9	I/O	High	The address phase is the clock cycle in which FRAME# is asserted (AD0-31 contain a 32-bit physical address). For I/O, the address is a byte address. For memory and configuration, the address is a DWORD address. During data phases AD0-7 contain the LSB and 24-31 contain the MSB. Write data is stable and valid when IRDY# is asserted; read data is stable and valid when TRDY# is asserted. Data transfers only during those clocks when both IRDY# and TRDY# are asserted.
N3	AD10	I/O	High	
P1	AD11	I/O	High	The address phase is the clock cycle in which FRAME# is asserted (AD0-31 contain a 32-bit physical address). For I/O, the address is a byte address. For memory and configuration, the address is a DWORD address. During data phases AD0-7 contain the LSB and 24-31 contain the MSB. Write data is stable and valid when IRDY# is asserted; read data is stable and valid when TRDY# is asserted. Data transfers only during those clocks when both IRDY# and TRDY# are asserted.
N2	AD12	I/O	High	
M4	AD13	I/O	High	The address phase is the clock cycle in which FRAME# is asserted (AD0-31 contain a 32-bit physical address). For I/O, the address is a byte address. For memory and configuration, the address is a DWORD address. During data phases AD0-7 contain the LSB and 24-31 contain the MSB. Write data is stable and valid when IRDY# is asserted; read data is stable and valid when TRDY# is asserted. Data transfers only during those clocks when both IRDY# and TRDY# are asserted.
M3	AD14	I/O	High	
N1	AD15	I/O	High	The address phase is the clock cycle in which FRAME# is asserted (AD0-31 contain a 32-bit physical address). For I/O, the address is a byte address. For memory and configuration, the address is a DWORD address. During data phases AD0-7 contain the LSB and 24-31 contain the MSB. Write data is stable and valid when IRDY# is asserted; read data is stable and valid when TRDY# is asserted. Data transfers only during those clocks when both IRDY# and TRDY# are asserted.
J1	AD16	I/O	High	
J2	AD17	I/O	High	The address phase is the clock cycle in which FRAME# is asserted (AD0-31 contain a 32-bit physical address). For I/O, the address is a byte address. For memory and configuration, the address is a DWORD address. During data phases AD0-7 contain the LSB and 24-31 contain the MSB. Write data is stable and valid when IRDY# is asserted; read data is stable and valid when TRDY# is asserted. Data transfers only during those clocks when both IRDY# and TRDY# are asserted.
H1	AD18	I/O	High	
J3	AD19	I/O	High	The address phase is the clock cycle in which FRAME# is asserted (AD0-31 contain a 32-bit physical address). For I/O, the address is a byte address. For memory and configuration, the address is a DWORD address. During data phases AD0-7 contain the LSB and 24-31 contain the MSB. Write data is stable and valid when IRDY# is asserted; read data is stable and valid when TRDY# is asserted. Data transfers only during those clocks when both IRDY# and TRDY# are asserted.
J4	AD20	I/O	High	
H2	AD21	I/O	High	The address phase is the clock cycle in which FRAME# is asserted (AD0-31 contain a 32-bit physical address). For I/O, the address is a byte address. For memory and configuration, the address is a DWORD address. During data phases AD0-7 contain the LSB and 24-31 contain the MSB. Write data is stable and valid when IRDY# is asserted; read data is stable and valid when TRDY# is asserted. Data transfers only during those clocks when both IRDY# and TRDY# are asserted.
G1	AD22	I/O	High	
H3	AD23	I/O	High	The address phase is the clock cycle in which FRAME# is asserted (AD0-31 contain a 32-bit physical address). For I/O, the address is a byte address. For memory and configuration, the address is a DWORD address. During data phases AD0-7 contain the LSB and 24-31 contain the MSB. Write data is stable and valid when IRDY# is asserted; read data is stable and valid when TRDY# is asserted. Data transfers only during those clocks when both IRDY# and TRDY# are asserted.
G3	AD24	I/O	High	
F2	AD25	I/O	High	The address phase is the clock cycle in which FRAME# is asserted (AD0-31 contain a 32-bit physical address). For I/O, the address is a byte address. For memory and configuration, the address is a DWORD address. During data phases AD0-7 contain the LSB and 24-31 contain the MSB. Write data is stable and valid when IRDY# is asserted; read data is stable and valid when TRDY# is asserted. Data transfers only during those clocks when both IRDY# and TRDY# are asserted.
E1	AD26	I/O	High	
F3	AD27	I/O	High	The address phase is the clock cycle in which FRAME# is asserted (AD0-31 contain a 32-bit physical address). For I/O, the address is a byte address. For memory and configuration, the address is a DWORD address. During data phases AD0-7 contain the LSB and 24-31 contain the MSB. Write data is stable and valid when IRDY# is asserted; read data is stable and valid when TRDY# is asserted. Data transfers only during those clocks when both IRDY# and TRDY# are asserted.
D1	AD28	I/O	High	
E2	AD29	I/O	High	The address phase is the clock cycle in which FRAME# is asserted (AD0-31 contain a 32-bit physical address). For I/O, the address is a byte address. For memory and configuration, the address is a DWORD address. During data phases AD0-7 contain the LSB and 24-31 contain the MSB. Write data is stable and valid when IRDY# is asserted; read data is stable and valid when TRDY# is asserted. Data transfers only during those clocks when both IRDY# and TRDY# are asserted.
F4	AD30	I/O	High	
E3	AD31	I/O	High	The address phase is the clock cycle in which FRAME# is asserted (AD0-31 contain a 32-bit physical address). For I/O, the address is a byte address. For memory and configuration, the address is a DWORD address. During data phases AD0-7 contain the LSB and 24-31 contain the MSB. Write data is stable and valid when IRDY# is asserted; read data is stable and valid when TRDY# is asserted. Data transfers only during those clocks when both IRDY# and TRDY# are asserted.
P3	C/BE0#	In	Low	
M2	C/BE1#	In	Low	Bus Command / Byte Enables. During the address phase of a bus transaction, these pins define the bus command (see list above). During the data phase, these pins are byte enables that determine which byte lanes carry meaningful data: byte 0 corresponds to AD0-7, byte 1 to 8-15, byte 2 to 16-23, and byte 3 to 24-31.
K3	C/BE2#	In	Low	
F1	C/BE3#	In	Low	
G2	IDSEL	In	High	
				Initialization Device Select. Used as a chip select during configuration read and write transactions

C/BE3-0	Command Type	65554
0000	Interrupt Acknowledge	
0001	Special Cycle	
0010	I/O Read	Y
0011	I/O Write	Y
0100	-reserved-	
0101	-reserved-	
0110	Memory Read	Y
0111	Memory Write	Y
1000	-reserved-	
1001	-reserved-	
1010	Configuration Read	Y
1011	Configuration Write	Y
1100	Memory Read Multiple	
1101	Dual Address Cycle	
1110	Memory Read Line	
1111	Memory Read & Invalidate	

Note: All signals listed above are powered by BVCC and GND.

2.4 DISPLAY MEMORY INTERFACE

Ball	Pin Name	Type	Active	Description	
D18	AA0 (CFG0)	I/O	Both	Address bus for DRAM Bank 0 and 1. The 65554 supports the 256K or asymmetric 512K DRAMs. AA0 through AA9 also serve as the configuration bits CFG0 through CFG9. Please see the descriptions for registers XR70 and XR71 for complete details on configuration options.	
C19	AA1 (CFG1)	I/O	Both		
B20	AA2 (CFG2)	I/O	Both		
C18	AA3 (CFG3)	I/O	Both		
A20	AA4 (CFG4)	I/O	Both		
B19	AA5 (CFG5)	I/O	Both		
A19	AA6 (CFG6)	I/O	Both		
B18	AA7 (CFG7)	I/O	Both		
C17	AA8 (CFG8)	I/O	Both		
D16	AA9 (CFG9)	I/O	Both		
D10	MA0 (TM0)	I/O	High	DRAM data bits 0-15.	
A10	MA1 (TM1)	I/O	High		
B10	MA2 (CFG10)	I/O	High	MA0 is also a test mode signal (Tri-State Enable). MA1 is also a test mode signal (ICT Enable).	
C10	MA3 (CFG11)	I/O	High		
A9	MA4 (CFG12)	I/O	High	MA2 through MA7 also serve as configuration bits CFG10 through CFG15. Please see the descriptions for registers XR70 and XR71 for complete details on configuration options.	
B9	MA5 (CFG13)	I/O	High		
A8	MA6 (CFG14)	I/O	High		
C9	MA7 (CFG15)	I/O	High		
B8	MA8 (RMD0)	I/O	High		MA8-15 are also used as BIOS ROM data inputs during system startup (i.e., before the system enables the graphics controller memory interface).
A7	MA9 (RMD1)	I/O	High		
C8	MA10 (RMD2)	I/O	High		
B7	MA11 (RMD3)	I/O	High		
A6	MA12 (RMD4)	I/O	High		
C7	MA13 (RMD5)	I/O	High		
B6	MA14 (RMD6)	I/O	High		
A5	MA15 (RMD7)	I/O	High		
D15	MB0 (RMA0)	I/O	High	DRAM data bits 16-31. These pins are also BIOS ROM addresses RMA0-15. See MD11-12 for RMA16-17.	
B16	MB1 (RMA1)	I/O	High		
A17	MB2 (RMA2)	I/O	High	BIOS ROMs are not normally required in portable computer designs (Graphics System BIOS code is normally included in the System BIOS ROM). However, the 65554 provides BIOS ROM interface capability for development systems and add-in card Flat Panel Graphics Controllers. Since the PCI Bus specifications require only one load on the bus for the entire graphics subsystem, the BIOS ROM interface is "through the chip".	
C15	MB3 (RMA3)	I/O	High		
A16	MB4 (RMA4)	I/O	High		
B15	MB5 (RMA5)	I/O	High		
C14	MB6 (RMA6)	I/O	High		
A15	MB7 (RMA7)	I/O	High		
B14	MB8 (RMA8)	I/O	High		
C13	MB9 (RMA9)	I/O	High		
A14	MB10 (RMA10)	I/O	High		
B13	MB11 (RMA11)	I/O	High		
D12	MB12 (RMA12)	I/O	High		
C12	MB13 (RMA13)	I/O	High		
A13	MB14 (RMA14)	I/O	High		
B12	MB15 (RMA15)	I/O	High		

Note: All signals listed above are powered by MVCC and GND.

2.4 DISPLAY MEMORY INTERFACE (continued)

Ball	Pin Name	Type	Active	Description
J18	MC0 (CD0)	I/O	High	DRAM data bits 32-47. May also be configured as CD0-15, external frame buffer data bits. The external frame buffer uses 256Kx16 DRAM.
J17	MC1 (CD1)	I/O	High	
H19	MC2 (CD2)	I/O	High	
G20	MC3 (CD3)	I/O	High	
H18	MC4 (CD4)	I/O	High	
G19	MC5 (CD5)	I/O	High	
F20	MC6 (CD6)	I/O	High	
G18	MC7 (CD7)	I/O	High	
F19	MC8 (CD8)	I/O	High	
E20	MC9 (CD9)	I/O	High	
F18	MC10 (CD10)	I/O	High	
D20	MC11 (CD11)	I/O	High	
E19	MC12 (CD12)	I/O	High	
F17	MC13 (CD13)	I/O	High	
E18	MC14 (CD14)	I/O	High	
D19	MC15 (CD15)	I/O	High	
R20	MD0 (CA0)	I/O	High	DRAM data bits 48-63. MD0-8 are also CA0-8, external frame buffer addresses. MD11-12 are also ROM addresses 16-17.
P19	MD1 (CA1)	I/O	High	
N18	MD2 (CA2)	I/O	High	
P20	MD3 (CA3)	I/O	High	
N19	MD4 (CA4)	I/O	High	
M17	MD5 (CA5)	I/O	High	
M18	MD6 (CA6)	I/O	High	
N20	MD7 (CA7)	I/O	High	
M19	MD8 (CA8)	I/O	High	
M20	MD9	I/O	High	
L18	MD10	I/O	High	
L19	MD11 (RMA16)	I/O	High	
L20	MD12 (RMA17)	I/O	High	
L17	MD13	I/O	High	
K17	MD14	I/O	High	
K20	MD15	I/O	High	
C11	RAS0#	Out	Low	RAS for DRAM Bank 0 (256K or 512K by 64-bit).
K18	RAS1# (CRAS#)	Out	Low	RAS for DRAM Bank 1 (256K by 64-bit if Bank 0 is 256K; Bank 1 is not used if Bank 0 uses asymmetric 512K DRAM). May also be RAS for the external frame buffer DRAM (256Kx16).
D11	CASAL# (WEAL#)	Out	Low	CAS (if configured as two CAS one WE) or WE (if configured as one CAS two WE) for the DRAM data bits 0-7.
A11	CASAH# (CASA#)	Out	Low	CAS for the DRAM data bits 8-15 (two CAS one WE) or CAS for DRAM data bits 0-15 (one CAS two WE).
C16	CASBL# (WEBL#)	Out	Low	CAS (two CAS one WE) or WE (one CAS two WE) for the DRAM data bits 16-23
B17	CASBH# (CASB#)	Out	Low	CAS for the DRAM data bits 24-31 (two CAS one WE) or CAS for DRAM data bits 16-31 (one CAS two WE).

Note: All signals listed above are powered by MVCC and GND.

2.4 DISPLAY MEMORY INTERFACE (continued)

Ball	Pin Name	Type	Active	Description
H20	CASCL# (WECL#)	Out	Low	CAS (two CAS one WE) or WE (one CAS two WE) for DRAM data bits 32-39.
J19	CASCH# (CASC#)	Out	Low	CAS for DRAM data bits 40-47 (two CAS one WE) or CAS for DRAM data bits 32-47 (one CAS two WE).
P18	CASDL# (WEDL#)	Out	Low	CAS (two CAS one WE) or WE (one CAS two WE) for DRAM data bits 48-55.
R19	CASDH# (CASD#)	Out	Low	CAS for DRAM data bits 56-63 (two CAS one WE) or CAS for DRAM data bits 48-63 (one CAS two WE).
B11	WEA# (WEAH#)	Out	Low	WE for DRAM data bits 0-15 (two CAS one WE) or WE for DRAM data bits 8-15 (one CAS two WE).
A18	WEB# (WEBH#)	Out	Low	WE for DRAM data bits 16-31 (two CAS one WE) or WE for DRAM data bits 24-31 (one CAS two WE).
J20	WEC# (WECH#)	Out	Low	WE for DRAM data bits 32-47 (two CAS one WE) or WE for DRAM data bits 40-47 (one CAS two WE).
T20	WED# (WEDH#)	Out	Low	WE for DRAM data bits 48-63 (two CAS one WE) or WE for DRAM data bits 56-63 (one CAS two WE).
K19	N/C (COE#)	Out	Low	N/C. May also be output enable for external frame buffer DRAM.
C6	ROMOE# (MCLKOUT)	Out	Low	BIOS ROM Output Enable. May be configured as MCLK output in test mode.

Note: All signals listed above are powered by MVCC and GND.

2.5 FLAT PANEL DISPLAY INTERFACE

Ball	Pin Name	Type	Active	Description
W6	P0	OUT	High	Flat panel data bus of up to 24-bits. (ES0)
V7	P1	OUT	High	(Balls Y13-U15 are reserved in ES0)
Y6	P2	OUT	High	Flat panel data bus of up to 36-bits. (ES1)
W7	P3	OUT	High	
V8	P4	OUT	High	
Y7	P5	OUT	High	
W8	P6	OUT	High	
U9	P7	OUT	High	
V9	P8	OUT	High	
Y8	P9	OUT	High	
W9	P10	OUT	High	
Y9	P11	OUT	High	
V10	P12	OUT	High	
W10	P13	OUT	High	
Y10	P14	OUT	High	
U10	P15	OUT	High	
U11	P16	OUT	High	
Y11	P17	OUT	High	
W11	P18	OUT	High	
V11	P19	OUT	High	
Y12	P20	OUT	High	
Y13	P21	OUT	High	
V12	P22	OUT	High	
U12	P23	OUT	High	
W13	P24	OUT	High	
Y14	P25	OUT	High	
V13	P26	OUT	High	
W14	P27	OUT	High	
Y15	P28	OUT	High	
V14	P29	OUT	High	
W15	P30	OUT	High	
Y16	P31	OUT	High	
V15	P32	OUT	High	
Y17	P33	OUT	High	
W16	P34	OUT	High	
U15	P35	OUT	High	

Note: All signals listed above are powered by DVCC and GND.

2.5 FLAT PANEL DISPLAY INTERFACE (continued)

Ball	Pin Name	Type	Active	Description
Y5	SHFCLK	OUT	High	Shift Clock. Pixel clock for flat panel data.
W5	FLM	OUT	High	First Line Marker. Flat Panel equivalent of VSYNC.
Y4	LP (CL1)(DE) (BLANK#)	OUT	High	Latch Pulse. Flat Panel equivalent of HSYNC. May also be configured as DE or BLANK#. Some panels use the signal name of CL1.
V6	M (DE) (BLANK#)	OUT	High	M signal for panel AC drive control (may also be called ACDCLK). May also be configured as BLANK# or as Display Enable (DE) for TFT Panels.
V5	ENAVDD	I/O	High	Power sequencing control for panel driver electronics voltage VDD.
W4	ENAVEE (ENABKL)	I/O	High	Power sequencing control for panel bias voltage VEE. May also be configured as ENABKL.
U6	ENABKL	I/O	High	Power sequencing control for enabling the backlight.

Note: All signals listed above are powered by DVCC and GND.

2.5 FLAT PANEL DISPLAY INTERFACE (continued)

65554		Mono SS	Mono DD	Mono DD	Color TFT	Color TFT	Color TFT	Color TFT HR	Color STN SS	Color STN SS	Color STN DD	Color STN DD	Color STN DD
Pin#	Pin Name	8-bit	8-bit	16 bit	9/12/16 bit	18/24 bit	36-bit	18/24 bit	8-bit (X4bP)	16-bit (4bP)	8-bit (4bP)	16-bit (4bP)	24-bit
W6	P0	-	UD3	UD7	B0	B0	B00	B00	R1	R1	UR1	UR0	UR0
V7	P1	-	UD2	UD6	B1	B1	B01	B01	B1	G1	UG1	UG0	UG0
Y6	P2	-	UD1	UD5	B2	B2	B02	B02	G2	B1	UB1	UB0	UB0
W7	P3	-	UD0	UD4	B3	B3	B03	B03	R3	R2	UR2	UR1	LR0
V8	P4	-	LD3	UD3	B4	B4	B04	B10	B3	G2	LR1	LR0	LG0
Y7	P5	-	LD2	UD2	G0	B5	B05	B11	G4	B2	LG1	LG0	LB0
W8	P6	-	LD1	UD1	G1	B6	B10	B12	R5	R3	LB1	LB0	UR1
U9	P7	-	LD0	UD0	G2	B7	B11	B13	B5	G3	LR2	LR1	UG1
V9	P8	P0	-	LD7	G3	G0	B12	G00	SHFCLKU	B3	-	UG1	UB1
Y8	P9	P1	-	LD6	G4	G1	B13	G01	-	R4	-	UB1	LR1
W9	P10	P2	-	LD5	G5	G2	B14	G02	-	G4	-	UR2	LG1
Y9	P11	P3	-	LD4	R0	G3	B15	G03	-	B4	-	UG2	LB1
V10	P12	P4	-	LD3	R1	G4	G00	G10	-	R5	-	LG1	UR2
W10	P13	P5	-	LD2	R2	G5	G01	G11	-	G5	-	LB1	UG2
Y10	P14	P6	-	LD1	R3	G6	G02	G12	-	B5	-	LR2	UB2
U10	P15	P7	-	LD0	R4	G7	G03	G13	-	R6	-	LG2	LR2
U11	P16	-	-	-	-	R0	G04	R00	-	-	-	-	LG2
Y11	P17	-	-	-	-	R1	G05	R01	-	-	-	-	LB2
W11	P18	-	-	-	-	R2	G10	R02	-	-	-	-	UR3
V11	P19	-	-	-	-	R3	G11	R03	-	-	-	-	UG3
Y12	P20	-	-	-	-	R4	G12	R10	-	-	-	-	UB3
Y13	P21	-	-	-	-	R5	G13	R11	-	-	-	-	LR3
V12	P22	-	-	-	-	R6	G14	R12	-	-	-	-	LG3
U12	P23	-	-	-	-	R7	G15	R13	-	-	-	-	LB3
W13	P24						R00						
Y14	P25						R01						
V13	P26						R02						
W14	P27						R03						
Y15	P28						R04						
V14	P29						R05						
W15	P30						R10						
Y16	P31						R11						
V15	P32						R12						
Y17	P33						R13						
W16	P34						R14						
U15	P35						R15						
Y5	SHFCLK	SHFCLK	SHFCLK	SHFCLK	SHFCLK	SHFCLK	SHFCLK	SHFCLK	SHFCLK	SHFCLK	SHFCLK	SHFCLK	SHFCLK
Pixels/Clock:		8	8	16	1	1	2	2	2-2/3	5-1/3	2-2/3	5-1/3	8

SEE THE NOTES FOR THIS CHART ON THE FOLLOWING PAGE.

Note: The 65554 also supports panels that transfer one pixel per word but use both edges of SHFCLK to transfer one pixel on each edge. See FR12[0].

Note: The higher order output lines should be used when only 9 or 12 bits are needed from the 9/12/16-bit TFT interface, or when only 18 bits are needed from the 18/24-bit TFT or TFT HR interfaces. The lower order bits should be left unconnected.

2.6 CRT INTERFACE

Ball	Pin Name	Type	Active	Description
U3	HYSNC (CSYNC)	OUT	Both	CRT Horizontal Sync (polarity is programmable) or "Composite Sync" for support of various external NTSC / PAL encoder chips.
V2	VSYNC	OUT	Both	CRT Vertical Sync (polarity is programmable).
Y3	RED	OUT	High	CRT analog video outputs from the internal color palette DAC. The DAC is designed for a 37.5Ω equivalent load on each pin (e.g. 75Ω resistor on the board, in parallel with the 75Ω CRT load)
V4	GREEN	OUT	High	
W3	BLUE	OUT	High	
W2	RSET	In	N/A	Set point resistor for the internal color palette DAC. A 560 Ω 1% resistor is required between RSET and AGND.
V3	GPIO2 (DDDA)	I/O	High	General purpose I/O, suitable for use as DDC data.
U4	GPIO3 (DDCK)	I/O	High	General purpose I/O, suitable for use as DDC Clock. These two pins are functionally suitable for a DDC interface between the 65554 and a CRT monitor.

Note: HSYNC, VSYNC, GPIO2, and GPIO3 are powered by CVCC and GND.
RED, GREEN, BLUE, and RSET are powered by AVCC and AGND.

2.7 POWER / GROUND AND STANDBY CONTROL

Ball	Pin Name	Type	Active	Description
U5	AVCC	VCC	—	Analog power and ground pins for noise isolation for the internal color palette DAC. AVCC should be isolated from digital VCC as described in the Functional Description of the internal color palette DAC. For proper DAC operation, AVCC should not be greater than IVCC. AGND should be common with digital ground but must be tightly decoupled to AVCC. See the Functional Description of the internal color palette DAC for further information.
Y2	AGND	GND	—	
B3	SVCC	VCC	—	Analog power and ground pins for noise isolation for the internal clock synthesizer (for MCLK). Must be the same as IVCC.
A2	SGND	GND	—	
C4,D5	PVCC	VCC	—	Analog power and ground pins for noise isolation for internal clock synthesizer (for VCLK). Must be the same as IVCC. SVCC/SGND and PVCC/PGND pairs must be carefully decoupled individually. Refer also to the section on clock ground layout in the Functional Description.
A3,B4	PGND	GND		
W1	CVCC	VCC	—	Power for CRT Interface. $5V \pm 10\%$ or $3.3V \pm 0.3V$.
D9, & W12	IVCC	VCC	—	Power / Ground (Internal Logic). $3.3V \pm 0.3V$. Note that this voltage must be the same as SVCC and PVCC (voltages for internal clock synthesizers).
D14, D7, G17, G4, P17, P4, U14, U7, J9-12, K9-12, L9-12, M9-12	GND	GND	—	
Y1	RGND	GND	—	Internal reference GND, should be tied to GND.
H4,N4	BVCC	VCC	—	Power (Bus Interface). $5V \pm 10\%$ or $3.3V \pm 0.3V$.
U8	DVCC	VCC	—	Power (Flat Panel Interface). $5V \pm 10\%$ or $3.3V \pm 0.3V$.
D13, H17, N17	MVCC	VCC	—	Power (Memory Interface). $5V \pm 10\%$ or $3.3V \pm 0.3V$.
U13	VVCC	VCC	—	Power (Video Interface). $5V \pm 10\%$ or $3.3V \pm 0.3V$.

2.8 VIDEO INTERFACE

Ball	Pin Name	Type	Active	Description
V16	VREF	I/O	High	Vertical Reference Input.
W17	HREF	IN	HIGH	Horizontal Reference Input
Y18	VCLK	In	High	Video Input Clock
U16	VRDY	In	Low	Video System Ready Input
V17	PCLK (VCLKOUT)	Out	High	Video in port PCLK out. May also be configured as the VCLK output in test mode.
R18	VP0	In	High	Video Capture Data bus.
U20	VP1	In	High	
T19	VP2	In	High	
R17	VP3	In	High	
T18	VP4	In	High	
U19	VP5	In	High	
V20	VP6	In	High	
T17	VP7	In	High	
U18	VP8	In	High	
V19	VP9	In	High	
W20	VP10	In	High	
W19	VP11	In	High	
U17	VP12	In	High	
V18	VP13	In	High	
Y19	VP14	In	High	
W18	VP15	In	High	

Note: All signals listed above are powered by VVCC and GND.

2.9 MISCELLANEOUS

Ball	Pin Name	Type	Active	Description
E4	STNDBY#	In	Low	Standby Control Pin. Pull this pin low to place the chip in Standby Mode.
C3	RCLK	In	High	Reference Clock Input. This pin serves as the input for an external reference oscillator (usually 14.31818 MHz). All timings of the 65554 are derived from this primary clock input source.
V1	GPIO0/ACTI	I/O	High	General Purpose I/O pin, or ACTI (Activity Indicator).
T4	GPIO1/32KHz	I/O	High	General Purpose I/O pin, or 32KHz input: clock input for refresh of non-self-refresh DRAMs and panel power sequencing.
D6	N/C	n/a	n/a	These pins should be left open.
C5	N/C	n/a	n/a	
A12	N/C	n/a	n/a	
Y20	Reserved	n/a	n/a	These pins are reserved for future use, and should not be connected.
D8	Reserved	n/a	n/a	
D17	Reserved	n/a	n/a	
A4	Reserved	n/a	n/a	
B5	Reserved	n/a	n/a	
D4	Reserved	n/a	n/a	
C20	Reserved	n/a	n/a	
E17	Reserved	n/a	n/a	
A1	Reserved	n/a	n/a	
B2	Reserved	n/a	n/a	
B1	Reserved	n/a	n/a	
C2	Reserved	n/a	n/a	
D3	Reserved	n/a	n/a	

Note: STANDBY#, RCLK, GP0/ACTI and GP1/32KHz are powered by BVCC and GND.

CHAPTER 3

I/O AND MEMORY ADDRESS MAPS

This page intentionally left blank.

3.0 INTRODUCTION

An extensive set of registers normally controls the graphics system. These registers are a combination of registers defined by IBM when the Video Graphics Array (VGA) was first introduced, and others that CHIPS has added to support graphics modes that have color depths, resolutions, and hardware acceleration features that go well beyond the original VGA standard. This chapter provides an overview of the address locations and sub-addressing mechanisms used to access the various registers and the frame buffer of the 65554.

Some of the registers are directly accessible at various I/O addresses. They may be read-only or write-only, and some must be read from and written to at different I/O addresses. Most of the other registers are accessed through a sub-addressing arrangement. The index of the desired register is written to an index register, and then the desired register may be read from or written to through a data port. Almost all of these sub-addressed registers are both readable and writeable. Still other registers are directly accessible at various memory addresses, and here too, almost all of these registers are both readable and writeable.

Part of the VGA standard requires the VGA graphics system to take the place of either the IBM Monochrome Display and Printer Adapter (either MDPA or MDA) or the IBM Color Graphics Adapter (CGA). This was also the case with the IBM Enhanced Graphics Adapter (EGA), VGA's predecessor. The MDA has registers at I/O addresses 3B4-3B5 and 3BA, and a character buffer (not a frame buffer -- the MDA is a text-only device) within the memory address range of B0000-B7FFF. The CGA has registers within I/O addresses 3D4-3D5 and 3DA-3DC, and a frame buffer (for either text or graphics) within the memory address range of B8000-BFFFF.

If a PC with a VGA graphics system does not have either an MDA display system or a CGA graphics system, the VGA BIOS will initialize the VGA graphics system to take the place of either an MDA if a monochrome display is attached to the VGA, or of a CGA if a color display is attached. However, if a PC with a VGA graphics system also has an MDA display system, the VGA is initialized to take the place of a CGA, regardless of the type of monitor attached to the VGA in order to avoid conflicts with the MDA. Likewise, if a PC with a VGA graphics system also has a CGA graphics

system, the VGA is initialized to take the place of an MDA, regardless of the type of monitor attached to the VGA. The VGA standard does not allow a system to have both an MDA display system and a CGA graphics system in the same PC along with a VGA graphics system.

The VGA standard has introduced numerous modes with features that go beyond those originally provided by either MDA or CGA. To do this, the VGA standard introduced many additional registers at locations in the 3C0-3CF I/O address range, and an additional frame buffer memory space in the A0000-AFFFF memory address range through which the frame buffer could be accessed. This additional memory address region is a 64KB "port-hole" by which the standard 256KB VGA frame buffer is accessed. Either different 64KB portions of this frame buffer are swapped or "paged" in and out of this port-hole as a way of gaining access to all of it, or this frame buffer can be reorganized into "planes" that can be made selectively or even simultaneously accessible through this port-hole as part of a mechanism to enable bit-wise graphics color manipulation. This was done as part of the VGA standard partly because of the shortage of available addresses in the first 1MB of memory address space in PC-standard systems.

The 65554 improves upon VGA by providing additional features that are used through numerous additional registers. Many of these additional registers are simply added to the sub-addressing schemes already defined in the VGA standard, while others are added through sub-addressing schemes using additional I/O address locations 3D0-3D3 and 3D6-3D7. The 65554 also supports up to 4MB of frame buffer memory -- far larger than VGA's standard complement of 256KB. As an improvement upon the VGA standard frame buffer port-hole, the 65554 also maps the entire frame buffer into part of a single contiguous memory space at a programmable location, providing what is called "linear" access to the frame buffer. The size of this memory is 16MB, and the base address is set through a PCI configuration register.

Most aspects of the host interface of the 65554 are configured through a set of built-in PCI-compliant setup registers. The system logic accesses these registers through standard PCI configuration read and write cycles. Therefore, the exact location of the

PCI configuration registers for the 65554, as well as any other PCI device in the system I/O or memory address space depends on the system logic design.

3.1 I/O Map

Addr	Read	Write
3B0		
3B1		
3B2		
3B3		
3B4	CRTC Index (MDA Emulation)	CRTC Index (MDA Emulation)
3B5	CRTC Data Port (MDA Emulation)	CRTC Data Port (MDA Emulation)
3B6		
3B7		
3B8		
3B9		
3BA	Input Status Register 1 (ST01) (MDA Emulation)	Feature Control Register (FCR) (MDA Emulation)
3BB		
3BC		
3C0	Attribute Controller Index	Attribute Controller Index and Data Port
3C1	Attribute Controller Data Port	Alternate Attribute Controller Data Port
3C2	Input Status Register 0 (ST00)	Misc. Output Register (MSR)
3C3		
3C4	Sequencer Index	Sequencer Index
3C5	Sequencer Data Port	Sequencer Data Port
3C6	Color Palette Mask	Color Palette Mask
3C7	Color Palette State	Color Palette Read Mode Index
3C8	Color Palette Write Mode Index	Color Palette Write Mode Index
3C9	Color Palette Data Port	Color Palette Data Port
3CA	Feature Control Register (FCR)	—
3CB		
3CC	Misc. Output Register (MSR)	—
3CD		
3CE	Graphics Controller Index	Graphics Controller Index
3CF	Graphics Controller Data Port	Graphics Controller Data Port
3D0	Flat Panel Extensions Index	Flat Panel Extensions Index
3D1	Flat Panel Extensions Data Port	Flat Panel Extensions Data Port
3D2	Multimedia Extensions Index	Multimedia Extensions Index
3D3	Multimedia Extensions Data Port	Multimedia Extensions Data Port
3D4	CRTC Index (CGA Emulation)	CRTC Index (CGA Emulation)
3D5	CRTC Data Port (CGA Emulation)	CRTC Data Port (CGA Emulation)
3D6	Configuration Extensions Index	Configuration Extensions Index
3D7	Configuration Extensions Data Port	Configuration Extensions Data Port
3D8		
3D9		
3DA	Input Status Register 1 (ST01) (CGA Emulation)	Feature Control Register (FCR) (CGA Emulation)
3DB		
3DC		

3.2 Sub-Addressing Indexes and Data Ports

Index Port	Data Port	Group	Name	Function
3C0	3C0/3C1	Attribute Controller	AR0-14	VGA Attributes Control
3C4	3C5	Sequencer	SR0-7	VGA Sequencer Control
3CE	3CF	Graphics Controller	GR0-8	VGA Data Path Control
3B4/3D4	3B5/3D5	CRTC	CR0-2F CR30-3F CR40-4F CR50-5F CR60-6F CR70-7F CR80-FF	Basic Display Control Timing Extension Bits Address Extension Bits Display Overlay — Interlace Control —
3D0	3D1	Flat Panel	FR00-1F FR20-2F FR30-3F FR40-4F FR48-4F FR50-5F FR60-6F FR70-7F	General Panel Control Horizontal Panel Timing Vertical Panel Timing Horizontal Compensation Vertical Compensation — — —
3D2	3D3	Multimedia	MR0-1F MR20-3F MR40-5F MR60-7F	Acquisition/Capture Playback Window Display Color Key —
3D6	3D7	Configuration	XR0-F XR10-1F XR20-2F XR30-3F XR40-4F XR50-5F XR60-6F XR70-7F XR80-8F XR90-9F XRA0-AF XRB0-BF XRC0-CF XRD0-DF XRE0-EF XRF0-F7 XRF8-FF	General Configuration — Graphics Engine Configuration — Memory Configuration — Pin Control Configuration Pins Pixel Pipeline — Hardware Cursor — Clock Control Power Management Software Flags Global Chip Control Test Control

3.3 Memory Map

Lower Memory Map for the 65554

Address Range	Function	Size in Bytes
A0000-AFFFF	VGA Frame Buffer	64KB
B0000-B7FFF	MDA Emulation Character Buffer	32KB
B8000-BFFFF	CGA Emulation Frame Buffer	32KB
C0000-C7FFF or C0000-C9FFF	VGA BIOS ROM	32KB or 40KB

Upper Memory Map for 65554

Size		Address Offset	Function	
16MB	8MB	4MB	0x000000h to 0x3FFFFFFh Linear Frame Buffer (Little-Endian)	
		4MB	64 Bytes	0x400000h to 0x40003Fh BitBLT Registers (Little-Endian)
			192 Bytes	0x400040h to 0x4000FFh Reserved (Drawing Registers) (Little-Endian)
			64KB - 256 Bytes	0x400100h to 0x40FFFFh Reserved
			64KB	0x410000h to 0x41FFFFh BitBLT Data Port (Little-Endian)
			4MB - 128KB	0x420000h to 0x7FFFFFFh Reserved
			8MB	4MB
	4MB	64 Bytes		0xC00000h to 0xC0003Fh BitBLT Registers (Big-Endian)
		192 Bytes		0xC00040h to 0xC000FFh Reserved (Drawing Registers) (Big-Endian)
		64KB - 256 Bytes		0xC00100h to 0xC0FFFFh Reserved
		64KB		0xC10000h to 0xC1FFFFh BitBLT Data Port (Big-Endian)
		4MB - 128KB		0xC20000h to 0xFFFFFFFFh Reserved

3.4 PCI Configuration Registers

Offset	Name	Function	Access	Bits
00	VENDID	Vendor ID	Read-Only	16
02	DEVID	Device ID	Read-Only	16
04	DEVCTL	Device Control	Read/Clear	16
06	DEVSTAT	Device Status	Read-Only	16
08	REV	Revision ID	Read-Only	8
09	PRG	Programming Interface	Read-Only	8
0A	SUB	Sub-Class Code	Read-Only	8
0B	BASE	Base Class Code	Read-Only	8
0C		Reserved (Cache Line Size)	—	8
0D		Reserved (Latency Timer)	—	8
0E		Reserved (Header Type)	—	8
0F		Reserved (Built-In-Self-Test)	—	8
10	MBASE	Memory Base Address	Read/Write	32
14		Reserved (Base Address)	—	32
18		Reserved (Base Address)	—	32
1C		Reserved (Base Address)	—	32
20		Reserved (Base Address)	—	32
24		Reserved (Base Address)	—	32
28		Reserved	—	32
2C		Reserved	—	32
30	RBASE	ROM Base Address	Read/Write	32
34		Reserved	—	32
38		Reserved	—	32
3C		Reserved (Interrupt Line)	—	8
3D		Reserved (Interrupt Pin)	—	8
3E		Reserved (Minimum Grant)	—	8
3F		Reserved (Maximum Latency)	—	8

CHAPTER 4

REGISTER SUMMARIES

This page intentionally left blank.

4.0 REGISTER SUMMARIES

4.1 Sequencer Registers

Name	Function	Access (via 3C5)	Index Value In 3C4 (SRX)
SR00	Reset Register	Read/Write	00
SR01	Clocking Mode Register	Read/Write	01
SR02	Map Mask Register	Read/Write	02
SR03	Character Map Select Register	Read/Write	03
SR04	Memory Mode Register	Read/Write	04
SR07	Horizontal Character Counter Reset	Read/Write	07

4.2 Graphics Controller Registers

Name	Function	Access (via 3CF)	Index Value In 3CE (GRX)
GR00	Set/Reset Register	Read/Write	00h
GR01	Enable Set/Reset Register	Read/Write	01h
GR02	Color Compare Register	Read/Write	02h
GR03	Data Rotate Register	Read/Write	03h
GR04	Read Map Select Register	Read/Write	04h
GR05	Graphics Mode Register	Read/Write	05h
GR06	Miscellaneous Register	Read/Write	06h
GR07	Color Don't Care Register	Read/Write	07h
GR08	Bit Mask Register	Read/Write	08h

4.3 Attribute Controller Registers

Name	Function	Access	Index
AR00-AR0F	Color Data Registers	Read/Write	00-0F
AR10	Mode Control Register	Read/Write	10
AR11	Overscan Color Register	Read/Write	11
AR12	Memory Plane Enable Register	Read/Write	12
AR13	Horizontal Pixel Panning Register	Read/Write	13
AR14	Color Select Register	Read/Write	14

4.4 VGA Color Palette Registers

Name	Function	Access	I/O Address
DACMASK	Pixel Data Mask Register	Read/Write	3C6h
DACSTATE	DAC State Register	Read-Only	3C7h
DACRX	Palette Read Index Register	Write-Only	3C7h
DACWX	Palette Write Index Register	Read/Write	3C8h
DACDATA	Palette Data Register	Read/Write	3C9h

4.5 CRT Controller Registers

Name	Function	Access	Index
†CR0	Horizontal Total	R/W	
†CR1	Horizontal Display End	R/W	
†CR2	Horizontal Blanking Start	R/W	
†CR3	Horizontal Blanking End	R/W	
†CR4	Horizontal Retrace Start	R/W	
†CR5	Horizontal Retrace End	R/W	
†CR6	Vertical Total	R/W	
†CR7	Overflow	R/W	
†CR8	Preset Row Scan	R/W	
†CR9	Character Cell Height	R/W	
†CRA	Cursor Start	R/W	
†CRB	Cursor End	R/W	
†CRC	Start Address High	R/W	
†CRD	Start Address Low	R/W	
†CRE	Cursor Location High	R/W	
†CRF	Cursor Location Low	R/W	
†CR10	Vertical. Retrace Start / Light Pen H Read	R/W	
†CR11	Vertical Retrace End / Light Pen L Read	R/W	
†CR12	Vertical Display End	R/W	
†CR13	Offset	R/W	
†CR14	Underline Row Scan	R/W	
†CR15	Vertical Blanking Start	R/W	
†CR16	Vertical Blanking End	R/W	
†CR17	CRT Mode Control	R/W	
†CR18	Line Compare	R/W	
†CR22	Graphics Controller Data Latches	R/O	
CR30	Extended Vertical Total	R/W	
CR31	Extended Vertical Display End	R/W	
CR32	Extended Vertical Sync Start	R/W	
CR33	Extended Vertical Blank Start	R/W	
CR40	Extended Start Address	R/W	
CR41	Extended Offset	R/W	
CR70	Interlace Control	R/W	
CR71	NTSC Video Output Control	R/W	
CR72	NTSC Horizontal Serration Position 1	R/W	
CR73	NTSC Horizontal Serration Position 2	R/W	
CR74	NTSC Horizontal Pulse Width	R/W	

† Standard VGA. CR30-CR74 are CHIPS extensions.

4.6 PCI Configuration Registers

Name	Function	Access	Offset
VENDID	Vendor ID	Read-Only	00
DEVID	Device ID	Read-Only	02
DEVCTL	Device Control	Read/Write	04
DEVSTAT	Device Status	Read-Only	06
REV	Revision ID	Read-Only	08
PRG	Programming Interface	Read-Only	09
SUB	Sub-Class Code	Read-Only	0A
BASE	Base Class Code	Read-Only	0B
	Reserved (Cache Line Size)	—	0C
	Reserved (Latency Timer)	—	0D
HDR	Reserved (Header Type)	—	0E
	Reserved (Built-In-Self-Test)	—	0F
MBASE	Memory Base Address	Read/Write	10
	Reserved (Base Address)	—	14
	Reserved (Base Address)	—	18
	Reserved (Base Address)	—	1C
	Reserved (Base Address)	—	20
	Reserved (Base Address)	—	24
	Reserved	—	28
	Reserved	—	2C
RBASE	ROM Base Address	Read/Write	30
	Reserved	—	34
	Reserved	—	38
	Reserved (Interrupt Line)	—	3C
	Reserved (Interrupt Pin)	—	3D
	Reserved (Minimum Grant)	—	3E
	Reserved (Maximum Latency)	—	3F

4.7 BitBLT Registers

Name	Function	Access	Offset
BR0	Offset Register	R/W	00h
BR1	Background Color	R/W	04h
BR2	Foreground Color	R/W	08h
BR3	Source Expansion Control	R/W	0Ch
BR4	Control Register	R/W	10h
BR5	Pattern Address/Data	R/W	14h
BR6	Source Address	R/W	18h
BR7	Destination Address	R/W	1Ch
BR8	Width and Height	R/W	20h

4.8 Extension Registers

Name	Function	Access	Offset
XR00	Vendor ID Low	R/O	
XR01	Vendor ID High	R/O	
XR02	Device ID Low	R/O	
XR03	Device ID High	R/O	
XR04	Revision ID	R/O	
XR05	Linear Base Address Low	R/W	
XR06	Linear Base Address High	R/W	
XR08	Configuration	R/O	
XR09	I/O Control	R/W	
XR0A	Address Mapping	R/W	
XR0B	Burst Write Mode	R/W	
XR0E	Page Select	R/W	
XR20	BitBLT Control	R/W	
XR40	DRAM Type	R/W	
XR41	BitBLT Control	R/W	
XR42	DRAM Configuration	R/W	
XR43	DRAM Interface	R/W	
XR60	Video Pin Control	R/W	
XR61	DDC Sync Select	R/W	
XR62	GPIO Data	R/W	
XR63	GPIO Data	R/W	
XR67	Pin Tri-State Control	R/W	
XR70	Configuration Pins 0	R/O	
XR71	Configuration Pins 1	R/O	
XR80	Pixel Pipeline Configuration 0	R/W	
XR81	Pixel Pipeline Configuration 1	R/W	
XR82	Pixel Pipeline Configuration 2	R/W	
XRA0	Cursor 1 Control	R/W	
XRA1	Cursor 1 Vertical Extension	R/W	
XRA2	Cursor 1 Base Address Low	R/W	
XRA3	Cursor 1 Base Address High	R/W	
XRA4	Cursor 1 X-Position Low	R/W	
XRA5	Cursor 1 X-Position High	R/W	
XRA6	Cursor 1 X-Position Low	R/W	
XRA7	Cursor 1 X-Position High	R/W	

4.8 Extension Registers (continued)

Name	Function	Access	Offset
XRA8	Cursor 2 Control	R/W	
XRA9	Cursor 2 Vertical Extension	R/W	
XRAA	Cursor 2 Base Address Low	R/W	
XRAB	Cursor 2 Base Address High	R/W	
XRAC	Cursor 2 X-Position Low	R/W	
XRAD	Cursor 2 X-Position High	R/W	
XRAE	Cursor 2 X-Position Low	R/W	
XRAF	Cursor 2 X-Position High	R/W	
XRC0	Video Clock 0 VCO M-Divisor	R/W	
XRC1	Video Clock 0 VCO N-Divisor	R/W	
XRC2	Video Clock 0 VCO M/N-Divisor MSBs	R/W	
XRC3	Video Clock 0 Divisor Select	R/W	
XRC4	Video Clock 1 VCO M-Divisor	R/W	
XRC5	Video Clock 1 VCO N-Divisor	R/W	
XRC6	Video Clock 1 VCO M/N-Divisor MSBs	R/W	
XRC7	Video Clock 1 Divisor Select	R/W	
XRC8	Video Clock 2 VCO M-Divisor	R/W	
XRC9	Video Clock 2 VCO N-Divisor	R/W	
XRCA	Video Clock 2 VCO M/N-Divisor MSBs	R/W	
XRCB	Video Clock 2 Divisor Select	R/W	
XRCC	Memory Clock VCO M-Divisor	R/W	
XRCD	Memory Clock VCO N-Divisor	R/W	
XRCE	Memory Clock Divisor Select	R/W	
XRCF	Clock Configuration	R/O	
XRD0	Module Power Down 0	R/W	
XRD2	Down Counter	R/W	
XRE0	Software Flags 0	R/W	
XRE1	Software Flags 1	R/W	
XRE2	Software Flags 2	R/W	
XRE3	Software Flags 3	R/W	
XRE4	Software Flags 4	R/W	
XRE5	Software Flags 5	R/W	
XRE6	Software Flags 6	R/W	
XRE7	Software Flags 7	R/W	
XRF8	Test Block Select	R/W	
XRF9	Test Control Port	R/W	
XRFA	Test Data Port	R/W	
XRFB	Scan Test Control	R/W	
XRFC	Scan Test Control	R/W	

4.9 Multimedia Registers

Name	Function	Access	Offset
MR00	Module Capability	R/W	
MR01	Secondary Capability	R/W	
MR02	Input Control 1	R/W	
MR03	Input Control 2	R/W	
MR04	Input Control 3	R/W	
MR05	Input Control 4	R/W	
MR06	Acquisition Memory Address PTR1	R/W	
MR07	Acquisition Memory Address PTR1	R/W	
MR08	Acquisition Memory Address PTR1	R/W	
MR09	Acquisition Memory Address PTR2	R/W	
MR0A	Acquisition Memory Address PTR2	R/W	
MR0B	Acquisition Memory Address PTR2	R/W	
MR0C	Memory Width (Span)	R/W	
MR0E	Acquisition Window XLEFT	R/W	
MR0F	Acquisition Window XLEFT	R/W	
MR10	Acquisition Window XRIGHT	R/W	
MR11	Acquisition Window XRIGHT	R/W	
MR12	Acquisition Window Y-TOP	R/W	
MR13	Acquisition Window Y-TOP	R/W	
MR14	Acquisition Window Y-BOTTOM	R/W	
MR15	Acquisition Window Y-BOTTOM	R/W	
MR16	H-SCALE	R/W	
MR17	V-SCALE	R/W	
MR18	Capture Frame Count	R/W	
MR1E	Display Control	R/W	
MR1F	Display Control 2	R/W	
MR20	Display Control 3	R/W	
MR21	Double Buffer Status	R/W	
MR22	Playback Memory Address PTR1	R/W	
MR23	Playback Memory Address PTR1	R/W	
MR24	Playback Memory Address PTR1	R/W	
MR25	Playback Memory Address PTR2	R/W	
MR26	Playback Memory Address PTR2	R/W	
MR27	Playback Memory Address PTR2	R/W	
MR28	Memory Width (Span)	R/W	
MR2A	Playback Window XLEFT	R/W	

4.9 Multimedia Registers (continued)

Name	Function	Access	Offset
MR2B	Playback Window XLEFT	R/W	
MR2C	Playback Window XRIGHT	R/W	
MR2D	Playback Window XRIGHT	R/W	
MR2E	Playback Window Y-TOP	R/W	
MR2F	Playback Window Y-TOP	R/W	
MR30	Playback Window Y-BOTTOM	R/W	
MR31	Playback Window Y-BOTTOM	R/W	
MR32	H-ZOOM	R/W	
MR33	V-ZOOM	R/W	
MR3C	Color Key Control 1	R/W	
MR3D	Color Key (Blue)	R/W	
MR3E	Color Key (Green)	R/W	
MR3F	Color Key (Red)	R/W	
MR40	Color Key Mask (Blue)	R/W	
MR41	Color Key Mask (Green)	R/W	
MR42	Color Key Mask (Red)	R/W	
MR43	Line Count Read	R/W	
MR44	Line Count Read	R/W	

4.10 Flat Panel Registers

Name	Function	Access	Offset
FR00	Feature Register	3D1	R/W
FR01	CRT / FP Control	3D1	R/W
FR02	Mode Control	3D1	R/W
FR03	Dot Clock Source	3D1	R/W
†FR04	Panel Power Sequencing Delay	3D1	R/W
†FR05	Power Down Control 1	3D1	R/W
FR06	FP Power Down Control	3D1	R/W
FR08	Pin Polarity	3D1	R/W
†FR0A	Programmable Output Drive	3D1	R/W
FR0B	Pin Control 1	3D1	R/W
FR0C	Pin Control 2	3D1	R/W
†FR0F	Activity Timer Control	3D1	R/W
FR10	Panel Format 0	3D1	R/W
FR11	Panel Format 1	3D1	R/W
FR12	Panel Format 2	3D1	R/W
FR13	Panel Format 3	3D1	R/W
FR16	FRC Option Select	3D1	R/W
FR17	Polynomial FRC Control	3D1	R/W
FR18	Text Mode Control	3D1	R/W
†FR19	Blink Rate Control	3D1	R/W
†FR1A	Frame Buffer Control	3D1	R/W
†FR1E	M (ACDCLK) Control	3D1	R/W
FR1F	Diagnostic	3D1	R/W
FR20	Horizontal Panel Size (LSB)	3D1	R/W
FR21	Horizontal Sync Start (LSB)	3D1	R/W
FR22	Horizontal Sync End	3D1	R/W
FR23	Horizontal Total (LSB)	3D1	R/W
FR24	FP Hsync (LP) Delay (LSB)	3D1	R/W
FR25	Horizontal Overflow 1	3D1	R/W
FR26	Horizontal Overflow 2	3D1	R/W
FR27	FP Hsync (LP) Width and Disable	3D1	R/W
FR30	Vertical Panel Size (LSB)	3D1	R/W

† Standard VGA. CR30-CR74 are CHIPS extensions.

4.10 Flat Panel Registers (continued)

Name	Function	Access	Offset
FR31	Vertical Sync Start (LSB)	3D1	R/W
FR32	Vertical Sync End	3D1	R/W
FR33	Vertical Total (LSB)	3D1	R/W
FR34	FP Vsync (FLM) Delay (LSB)	3D1	R/W
FR35	Vertical Overflow 1	3D1	R/W
FR36	Vertical Overflow 2	3D1	R/W
FR37	FP Vsync (FLM) Disable	3D1	R/W
FR40	Horizontal Compensation Register	3D1	R/W
FR41	Vertical Compensation	3D1	R/W
FR48	Vertical Compensation	3D1	R/W
FR49	Text Mode Vertical Stretching 0 MSB	3D1	R/W
FR4A	Text Mode Vertical Stretching 0 LSB	3D1	R/W
FR4B	Text Mode Vertical Stretching 1 MSB	3D1	R/W
FR4C	Text Mode Vertical Stretching 1 LSB	3D1	R/W
FR4D	Vertical Line Replication	3D1	R/W
FR4E	Selective Vertical Stretching Disable	3D1	R/W

This page intentionally left blank.

CHAPTER 5

GENERAL CONTROL AND STATUS REGISTER DESCRIPTIONS

This page intentionally left blank.

5.0 GENERAL CONTROL AND STATUS REGISTERS

The setup, enable and general registers are all directly accessible by the CPU. A sub indexing scheme is not used to read from and write to these registers.

Name	Function	Read	Write
ST00	VGA Input Status Register 0	3C2	—
ST01	VGA Input Status Register 1	3BA/3DA	—
FCR	VGA Feature Control Register	3CA	3BA/3DA
MSR	VGA Miscellaneous Output Register	3CC	3C2

Various bits in these registers provide control over the real-time status of the horizontal sync signal, the horizontal retrace interval, the vertical sync signal, and the vertical retrace interval.

The horizontal retrace interval is the period during the drawing of each scan line containing active video data, when the active video data is not being displayed. This period includes the horizontal front and back porches, and the horizontal sync pulse. The horizontal retrace interval is always longer than the horizontal sync pulse.

The vertical retrace interval is the period during which the scan lines not containing active video data are drawn. It is the period that includes the vertical front and back porches, and the vertical sync pulse. The vertical retrace interval is always longer than the vertical sync pulse.

Display Enable is a status bit (bit 0) in VGA Input Status Register 1 that indicates when either a horizontal retrace interval or a vertical retrace interval is taking place. In the IBM EGA graphics system (and the ones that preceded it, including MDA and CGA), it was important to check the status of this bit to ensure that one or the other retrace intervals was taking place before reading from or writing to the frame buffer. In these earlier systems, reading from or writing to frame buffer at times outside the retrace intervals meant that the CRT controller would be denied access to the frame buffer in while accessing pixel data needed to draw pixels on the display. This resulted in either “snow” or a flickering display. “Display Enable” is a poor name for this status bit, since this name suggests a connection to the enabling or disabling the graphics system.

ST00 Input Status Register 0

Read-only at I/O address 3C2h

7	6	5	4	3	2	1	0
CRT Interrupt	Reserved		DAC Sense	Reserved			

7 CRT Interrupt

- 0 Indicates that a CRT (vertical retrace interval) interrupt is not pending.
- 1 Indicates that a CRT (vertical retrace interval) interrupt is pending.

Note: The generation of interrupts can be enabled, through bits 4 and 5 of the Vertical Retrace End Register (CR11). This ability to generate interrupts at the start of the vertical retrace interval is a feature that is largely unused by current software. This bit is here for EGA compatibility.

6-5 Reserved

4 DAC Comparator Sense

Indicates the state of the output of the DAC analog output comparator(s). The BIOS uses this bit to determine whether the display is a color or monochrome CRT. BIOS will blank the screen or clear the frame buffer to display only black. Next, the BIOS will configure the D-to-A converters and the comparators to test for the presence of a color display. Finally, if the BIOS does not detect any colors, it will test for the presence of a display. The result of each such test is read via this bit.

3-0 Reserved

ST01 Input Status Register 1

read-only at I/O address 3BAh/3DAh

7	6	5	4	3	2	1	0
VSYNC Output	Reserved	Video Feedback 1, 0		Vertical Retrace	Reserved		Display Enable

7 VSYNC Output

- 0 The VSYNC output pin is currently inactive.
- 1 The VSYNC output pin is currently active.

Note: This bit is largely unused by current software.

6 Reserved

5-4 Video Feedback 1, 0

These are diagnostic video bits that are programmably connected to 2 of the 8 color bits sent to the palette. Bits 4 and 5 of the Color Plane Enable Register (AR12) selects which two of the 8 possible color bits become connected to these 2 bits of this register. The current software normally does not use these 2 bits. They exist for EGA compatibility.

3 Vertical Retrace

- 0 Indicates that a vertical retrace interval is not taking place.
- 1 Indicates that a vertical retrace interval is taking place.

Note: Bits 4 and 5 of the Vertical Retrace End Register (CR11) can program this bit to generate an interrupt at the start of the vertical retrace interval. This ability to generate interrupts at the start of the vertical retrace interval is a feature that is largely unused by current software.

2-1 Reserved

0 Display Enable

- 0 Active display area data is being drawn on the display. Neither a horizontal retrace interval nor a vertical retrace interval is currently taking place.
- 1 Either a horizontal retrace interval or a vertical retrace interval is currently taking place.

FCR Feature Control Register

write at I/O address 3BAh/3DAh

read at I/O address 3CAh

7	6	5	4	3	2	1	0
Reserved				VSYNC Control	Reserved		

7-4 Reserved

3 VSYNC Control

- 0 VSYNC output pin simply provides the vertical sync signal.
- 1 VSYNC output pin provides a signal that is the logical OR of the vertical sync signal and the value of the Display Enable bit (bit 0) of Input Status Register 1 (ST01).

Note: This feature is largely unused by current software.

This bit is provided for VGA compatibility.

2-0 Reserved

MSR Miscellaneous Output Register

write at I/O address 3C2h

read at I/O address 3CCh

This register is cleared to 00h by reset.

7	6	5	4	3	2	1	0
VSYNC Polarity	HSYNC Polarity	Page Select	Reserved	Clock Select		RAM Enable	I/O Address

7 VSYNC Polarity

0 Selects positive VSYNC polarity.

1 Selects negative VSYNC polarity.

See the note at the end of this register description.

6 HSYNC Polarity

0 Selects positive HSYNC polarity.

1 Selects negative HSYNC polarity.

See the note at the end of this register description.

5 Odd/Even Page Select

0 Selects the lower 64KB page.

1 Selects the upper 64KB page.

Selects between two 64KB pages of frame buffer memory during standard VGA odd/even modes (modes 0h through 5h). Bit 1 of register GR06 can also program this bit in other modes.

4 Reserved

3-2 Clock Select

These two bits select the dot clock in standard VGA modes.

Bit 3	Bit 2	Selected Clock
0	0	CLK0, 25MHz (for standard VGA modes with 640 pixel horizontal resolution)
0	1	CLK1, 28MHz (for standard VGA modes with 720 pixel horizontal resolution)
1	0	CLK2 (left "reserved" in standard VGA)
1	1	CLK3 (left "reserved" in standard VGA)

See the note at the end of this register description.

MSR Miscellaneous Output Register (continued)

1 RAM Access Enable

- 0 Disables CPU access to frame buffer.
- 1 Enables CPU access to frame buffer.

0 I/O Address Select

- 0 Sets the I/O address decode for ST01, FCR, and all CR registers to the 3Bx I/O address range (MDA emulation).
- 1 Sets the I/O address decode for ST01, FCR, and all CR registers to the 3Dx I/O address range (CGA emulation).

Note: In standard VGA modes, bits 7 and 6 indicate which of the three standard VGA vertical resolutions the standard VGA display should be used. All extended modes, including those with a vertical resolution of 480 scan lines, use a setting of 0 for both of these bits. This setting was “reserved” in the VGA standard.

Bit 7	Bit 6	Vertical Resolution
0	0	All other vertical resolutions
0	1	400 scan lines
1	0	350 scan lines
1	1	480 scan lines

CHAPTER 6

SEQUENCER REGISTERS

This page intentionally left blank.

6.0 SEQUENCER REGISTERS

Name	Function	Access (via 3C5)	Index Value In 3C4 (SRX)
SR00	Reset Register	Read/Write	00
SR01	Clocking Mode Register	Read/Write	01
SR02	Map Mask Register	Read/Write	02
SR03	Character Map Select Register	Read/Write	03
SR04	Memory Mode Register	Read/Write	04
SR07	Horizontal Character Counter Reset	Read/Write	07

The sequencer registers are accessed by writing the index of the desired register into the VGA Sequencer Index Register (SRX) at I/O address 3C4, and then accessing the desired register through the data port for the sequencer registers at I/O address 3C5.

SRX Sequencer Index Register

Read/Write at I/O address 3C4h

This register is cleared to 00h by reset.

7	6	5	4	3	2	1	0
Reserved					Sequencer Register Index		

7-3 Reserved

2-0 Sequencer Register Index

These three bits are used to select any one of the sequencer registers, SR00 through SR07, to be accessed via the data port at I/O location 3C5.

Note: SR02 is referred to in the VGA standard as the Map Mask Register. However, the word “map” is used with multiple meanings in the VGA standard and was, therefore, deemed too confusing, hence the reason for calling it the Plane Mask Register.

Note: SR07 is a standard VGA register that was not documented by IBM. It is not a CHIPS extension.

SR00 Reset Register

Read/Write at I/O address 3C5h with 3C4h set to index 00h

7	6	5	4	3	2	1	0
Reserved						Sync Reset	Async Reset

7-2 Reserved

1 Synchronous Reset

Setting this bit to 0 commands the sequencer to perform a synchronous clear and then halt. The sequencer should be reset via this bit before changing the Clocking Mode Register (SR01) if the memory contents are to be preserved. However, leaving this bit set to 0 for longer than a few tenths of a microsecond can still cause data loss in the frame buffer.

- 0 Forces synchronous reset and halt
- 1 Permits normal operation

0 Asynchronous Reset

Setting this bit to 0 commands the sequencer to perform a clear and then halt. Resetting the sequencer via this bit can cause data loss in the frame buffer.

- 0 Forces asynchronous reset
- 1 Permits normal operation

SR01 Clocking Mode Register

Read/Write at I/O address 3C5h with 3C4h set to index 01h

7	6	5	4	3	2	1	0
Reserved		Screen Off	Shift 4	Dot Clock Divide	Shift Load	Reserved	8/9 Dot Clocks

7-6 Reserved

5 Screen Off

- 0 Permits normal operation
- 1 Disables video output (blanks the screen) and turns off the picture-generating logic, thereby, allowing the full memory bandwidth to be available for CPU accesses. Synchronization pulses to the display, however, are maintained. Setting this bit to 1 can be used as a way to more rapidly update the frame buffer.

4 Shift 4

- 0 Causes the video data shift registers to be loaded every 1 or 2 character clock cycles, depending on bit 2 of this register.
- 1 Causes the video data shift registers to be loaded every 4 character clock cycles.

3 Dot Clock Divide

Setting this bit to 1 divides the dot clock by two and stretches all timing periods. This bit is used in standard VGA 40-column text modes to stretch timings to create horizontal resolutions of either 320 or 360 pixels (as opposed to 640 or 720 pixels, normally used in standard VGA 80-column text modes).

- 0 Pixel clock is left unaltered.
- 1 Pixel clock is divided by 2.

2 Shift Load

This bit is ignored if bit 4 of this register is set to 1.

- 0 Causes the video data shift registers to be loaded on every character clock, if bit 4 of this register is set to 0.
- 1 Causes the video data shift registers to be loaded every 2 character clocks, provided that bit 4 of this register is set to 0.

1 Reserved

0 8/9 Dot Clocks

- 0 Selects 9 dot clocks (9 horizontal pixels) per character in text modes with a horizontal resolution of 720 pixels
- 1 Selects 8 dot clocks (8 horizontal pixels) per character in text modes with a horizontal resolution of 640 pixels

SR02 Plane Mask Register

Read/Write at I/O address 3C5h with 3C4h set to index 02h

7	6	5	4	3	2	1	0
Reserved				Memory Plane 3	Memory Plane 2	Memory Plane 1	Memory Plane 0

7-4 Reserved

3-0 Memory Plane 3 through Memory Plane 0

These four bits of this register control processor write access to the four memory maps:

- 0 Disables CPU write access to the given memory plane
- 1 Enables CPU write access to the given memory plane

In both the Odd/Even Mode and the Chain 4 Mode, these bits still control access to the corresponding color plane.

Note: This register is referred to in the VGA standard as the Map Mask Register. However, the word “map” is used with multiple meanings in the VGA standard and was, therefore, deemed too confusing, hence the reason for calling it the Plane Mask Register.

SR03 Character Map Select Register

Read/Write at I/O address 3C5h with 3C4h set to index 03h

7	6	5	4	3	2	1	0
Reserved		Char Map A Select (bit 0)	Char Map B Select (bit 0)	Character Map A Select (bits 2 and 1)		Character Map B Select (bits 2 and 1)	

7-6 Reserved

5: 3-2 Character Map Select Bits for Character Map B

These three bits are used to select the character map (character generator tables) to be used as the secondary character set (font). Note that the numbering of the maps is not sequential.

Bit 3	Bit 2	Bit 5	Map Number	Table Location
0	0	0	0	1st 8KB of plane 2 at offset 0
0	0	1	4	2nd 8KB of plane 2 at offset 8K
0	1	0	1	3rd 8KB of plane 2 at offset 16K
0	1	1	5	4th 8KB of plane 2 at offset 24K
1	0	0	2	5th 8KB of plane 2 at offset 32K
1	0	1	6	6th 8KB of plane 2 at offset 40K
1	1	0	3	7th 8KB of plane 2 at offset 48K
1	1	1	7	8th 8KB of plane 2 at offset 56K

4: 1-0 Character Map Select Bits for Character Map A

These three bits are used to select the character map (character generator tables) to be used as the primary character set (font). Note that the numbering of the maps is not sequential.

Bit 1	Bit 0	Bit 4	Map Number	Table Location
0	0	0	0	1st 8KB of plane 2 at offset 0
0	0	1	4	2nd 8KB of plane 2 at offset 8K
0	1	0	1	3rd 8KB of plane 2 at offset 16K
0	1	1	5	4th 8KB of plane 2 at offset 24K
1	0	0	2	5th 8KB of plane 2 at offset 32K
1	0	1	6	6th 8KB of plane 2 at offset 40K
1	1	0	3	7th 8KB of plane 2 at offset 48K
1	1	1	7	8th 8KB of plane 2 at offset 56K

Note: In text modes, bit 3 of the video data's attribute byte normally controls the foreground intensity. This bit may be redefined to control switching between character sets. This latter function is enabled whenever there is a difference in the values of the Character Font Select A and the Character Font Select B bits. If the two values are the same, the character select function is disabled and attribute bit 3 controls the foreground intensity.

Note: Bit 1 of the Memory Mode Register (SR04) must be set to 1 for the character font select function of this register to be active. Otherwise, only character maps 0 and 4 are available.

SR04 Memory Mode Register

Read/Write at I/O address 3C5h with 3C4h set to index 04h

7	6	5	4	3	2	1	0
Reserved				Chain 4	Odd/ Even	Extended Memory	Reserved

7-4 Reserved

3 Chain 4 Mode

- 0 The manner in which the frame buffer memory is mapped is determined by the setting of bit 2 of this register.
- 1 The frame buffer memory is mapped in such a way that the function of address bits 0 and 1 are altered so that they select planes 0 through 3.

The selections made by this bit affect both CPU Read and write accesses to the frame buffer.

2 Odd/Even Mode

- 0 The frame buffer memory is mapped in such a way that the function of address bit 0 such that even addresses select planes 0 and 2 and odd addresses select planes 1 and 3.
- 1 Addresses sequentially access data within a bit map, and the choice of which map is accessed is made according to the value of the Plane Mask Register (SR02).

Bit 3 of this register must be set to 0 for this bit to be effective. The selections made by this bit affect only CPU writes to the frame buffer.

1 Extended Memory Enable

- 0 Disable CPU accesses to more than the first 64KB of VGA standard memory.
- 1 Enable CPU accesses to the rest of the 256KB total VGA memory beyond the first 64KB.

This bit must be set to 1 to enable the selection and use of character maps in plane 2 via the Character Map Select Register (SR03).

0 Reserved

SR07 Horizontal Character Counter Reset

Read/Write at I/O address 3C5h with 3C4h set to index 07h

7	6	5	4	3	2	1	0
Horizontal Character Counter Reset							

Writing this register with any data will cause the horizontal character counter to be held in reset (the character counter output will remain 0) until a write occurs to any other sequencer register location with SRX set to an index of 0 through 6.

The vertical line counter is clocked by a signal derived from the horizontal display enable (which does not occur if the horizontal counter is held in reset). Therefore, if a write occurs to this register occurs during the vertical retrace interval, both the horizontal and vertical counters will be set to 0. A write to any other sequencer register location (with SRX set to an index of 0 through 6) may then be used to start both counters with reasonable synchronization to an external event via software control.

This is a standard VGA register which was not documented by IBM.

CHAPTER 7

GRAPHICS CONTROLLER REGISTERS

This page intentionally left blank.

7.0 GRAPHICS CONTROLLER REGISTERS

Name	Function	Access (via 3CF)	Index Value In 3CE (GRX)
GR00	Set/Reset Register	Read/Write	00h
GR01	Enable Set/Reset Register	Read/Write	01h
GR02	Color Compare Register	Read/Write	02h
GR03	Data Rotate Register	Read/Write	03h
GR04	Read Map Select Register	Read/Write	04h
GR05	Graphics Mode Register	Read/Write	05h
GR06	Miscellaneous Register	Read/Write	06h
GR07	Color Don't Care Register	Read/Write	07h
GR08	Bit Mask Register	Read/Write	08h

The graphics controller registers are accessed by writing the index of the desired register into the VGA Graphics Controller Index Register at I/O address 3CE, and then accessing the desired register through the data port for the graphics controller registers located at I/O address 3CF.

GRX Graphics Controller Index Register

Read/Write at I/O address 3CEh

This register is cleared to 00h by reset.

7	6	5	4	3	2	1	0
Reserved				Sequencer Register Index			

7-4 Reserved**3-0 Sequencer Register Index**

These four bits are used to select any one of the graphics controller registers, GR00 through GR08, to be accessed via the data port at I/O location 3CF.

GR00 Set/Reset Register

Read/Write at I/O address 3CFh with 3CEh set to index 00h

7	6	5	4	3	2	1	0
Reserved				Set/Reset Plane 3	Set/Reset Plane 2	Set/Reset Plane 1	Set/Reset Plane 0

7-4 Reserved**3-0 Set/Reset Plane 3 through Set/Reset Plane 0**

When the Write Mode bits (bits 0 and 1) of the Graphics Mode Register (GR05) are set to select Write Mode 0, all 8 bits of each byte of each memory plane are set to either 1 or 0 as specified in the corresponding bit in this register if the corresponding bit in the Enable Set/Reset Register (GR01) is set to 1.

When the Write Mode bits (bits 0 and 1) of the Graphics Mode Register (GR05) are set to select Write Mode 3, all CPU data written to the frame buffer is rotated, then logically ANDed with the contents of the Bit Mask Register (GR08), and then treated as the addressed data's bit mask, while value of these four bits of this register are treated as the color value.

GR01 Enable Set/Reset Register

Read/Write at I/O address 3CFh with 3CEh set to index 01h

7	6	5	4	3	2	1	0
Reserved				Enbl Set/ Reset Pln 3	Enbl Set/ Reset Pln 2	Enbl Set/ Reset Pln 1	Enbl Set/ Reset Pln 0

7-4 Reserved
3-0 Enable Set/Reset Plane 3 through Enable Set/Reset Plane 0

- 0 The corresponding memory plane can be read from or written to by the CPU without any special bitwise operations taking place.
- 1 The corresponding memory plane is set to 0 or 1 as specified in the Set/Reset Register (GR00).

This register works in conjunction with the Set/Reset Register (GR00). The Write Mode bits (bits 0 and 1) must be set for Write Mode 0 for this register to have any effect.

GR02 Color Compare Register

Read/Write at I/O address 3CFh with 3CEh set to index 02h

7	6	5	4	3	2	1	0
Reserved				Color Comp Plane 3	Color Comp Plane 2	Color Comp Plane 1	Color Comp Plane 0

7-4 Reserved
3-0 Color Compare Plane 3 through Color Compare Plane 0

When the Read Mode bit (bit 3) of the Graphics Mode Register (GR05) is set to select Read Mode 1, all 8 bits of each byte of each of the 4 memory planes of the frame buffer corresponding to the address from which a CPU read access is being performed are compared to the corresponding bits in this register (if the corresponding bit in the Color Don't Care Register (GR07) is set to 1). The value that the CPU receives from the read access is an 8-bit value that shows the result of this comparison, wherein value of 1 in a given bit position indicates that all of the corresponding bits in the bytes across all of the memory planes that were included in the comparison had the same value as their memory plane's respective bits in this register.

GR03 Data Rotate Register

Read/Write at I/O address 3CFh with 3CEh set to index 03h

7	6	5	4	3	2	1	0
Reserved			Function Select		Rotate Count		

7-5 Reserved**4-3 Function Select**

These bits specify the logical function (if any) to be performed on data that is meant to be written to the frame buffer (using the contents of the memory read latch) just before it is actually stored in the frame buffer at the intended address location.

Bit 4	Bit 3	Result
0	0	Data being written to the frame buffer remains unchanged, and is simply stored in the frame buffer.
0	1	Data being written to the frame buffer is logically ANDed with the data in the memory read latch before it is actually stored in the frame buffer.
1	0	Data being written to the frame buffer is logically ORed with the data in the memory read latch before it is actually stored in the frame buffer.
1	1	Data being written to the frame buffer is logically XORed with the data in the memory read latch before it is actually stored in the frame buffer.

2-0 Rotate Count

These bits specify the number of bits to the right to rotate any data that is meant to be written to the frame buffer just before it is actually stored in the frame buffer at the intended address location.

GR04 Read Plane Select Register

Read/Write at I/O address 3CFh with 3CEh set to index 04h

7	6	5	4	3	2	1	0
Reserved						Read Plane Select	

7-2 Reserved

1-0 Read Plane Select

These two bits select the memory plane from which the CPU reads data in Read Mode 0. In Odd/Even Mode, bit 0 of this register is ignored. In Chain 4 Mode, both bits 1 and 0 of this register are ignored. The four memory planes are selected as follows:

Bit 1	Bit 0	Plane Selected
0	0	Plane 0
0	1	Plane 1
1	0	Plane 2
1	1	Plane 3

These two bits also select which of the four memory read latches may be read via the Memory Read Latch Data Register (CR22). The choice of memory read latch corresponds to the choice of plane specified in the table above. The Memory Read Latch Data register and this additional function served by 2 bits are features of the VGA standard that were never documented by IBM.

GR05 Graphics Mode Register

Read/Write at I/O address 3CFh with 3CEh set to index 05h

7	6	5	4	3	2	1	0
Reserved	Shift Register Control		Odd/ Even	Read Mode	Reserved	Write Mode	

7 Reserved

6-5 Shift Register Control

In standard VGA modes, pixel data is transferred from the 4 graphics memory planes to the palette via a set of 4 serial output bits. These 2 bits of this register control the format in which data in the 4 memory planes is serialized for these transfers to the palette.

- 0, 0 One bit of data at a time from parallel bytes in each of the 4 memory planes is transferred to the palette via the 4 serial output bits, with 1 of each of the serial output bits corresponding to a memory plane. This provides a 4-bit value on each transfer for 1 pixel, making possible a choice of 1 of 16 colors per pixel.

Serial Out	1st Xfer	2nd Xfer	3rd Xfer	4th Xfer	5th Xfer	6th Xfer	7th Xfer	8th Xfer
Bit 3	plane 3 bit 7	plane 3 bit 6	plane 3 bit 5	plane 3 bit 4	plane 3 bit 3	plane 3 bit 2	plane 3 bit 1	plane 3 bit 0
Bit 2	plane 2 bit 7	plane 2 bit 6	plane 2 bit 5	plane 2 bit 4	plane 2 bit 3	plane 2 bit 2	plane 2 bit 1	plane 2 bit 0
Bit 1	plane 1 bit 7	plane 1 bit 6	plane 1 bit 5	plane 1 bit 4	plane 1 bit 3	plane 1 bit 2	plane 1 bit 1	plane 1 bit 0
Bit 0	plane 0 bit 7	plane 0 bit 6	plane 0 bit 5	plane 0 bit 4	plane 0 bit 3	plane 0 bit 2	plane 0 bit 1	plane 0 bit 0

- 0, 1 Two bits of data at a time from parallel bytes in each of the 4 memory planes are transferred to the palette in a pattern that alternates per byte between memory planes 0 and 2, and memory planes 1 and 3. First the even-numbered and odd-numbered bits of a byte in memory plane 0 are transferred via serial output bits 0 and 1, respectively, while the even-numbered and odd-numbered bits of a byte in memory plane 2 are transferred via serial output bits 2 and 3. Next, the even-numbered and odd-numbered bits of a byte in memory plane 1 are transferred via serial output bits 0 and 1, respectively, while the even-numbered and odd-numbered bits of memory plane 3 are transferred via serial out bits 1 and 3. This provides a pair of 2-bit values (one 2-bit value for each of 2 pixels) on each transfer, making possible a choice of 1 of 4 colors per pixel.

Serial Out	1st Xfer	2nd Xfer	3rd Xfer	4th Xfer	5th Xfer	6th Xfer	7th Xfer	8th Xfer
Bit 3	plane 2 bit 7	plane 2 bit 5	plane 2 bit 3	plane 2 bit 1	plane 3 bit 7	plane 3 bit 5	plane 3 bit 3	plane 3 bit 1
Bit 2	plane 2 bit 6	plane 2 bit 4	plane 2 bit 2	plane 2 bit 0	plane 3 bit 6	plane 3 bit 4	plane 3 bit 2	plane 3 bit 0
Bit 1	plane 0 bit 7	plane 0 bit 5	plane 0 bit 3	plane 0 bit 1	plane 1 bit 7	plane 1 bit 5	plane 1 bit 3	plane 1 bit 1
Bit 0	plane 0 bit 6	plane 0 bit 4	plane 0 bit 2	plane 0 bit 0	plane 1 bit 6	plane 1 bit 4	plane 1 bit 2	plane 1 bit 0

This alternating pattern is meant to accommodate the use of the Odd/Even mode of organizing the 4 memory planes, which is used by standard VGA modes 2h and 3h.

GR05 Graphics Mode Register (continued)

6-5 Shift Register Control (continued)

- 1, x Four bits of data at a time from parallel bytes in each of the 4 memory planes are transferred to the palette in a pattern that iterates per byte through memory planes 0 through 3. First the 4 most significant bits of a byte in memory plane 0 are transferred via the 4 serial output bits, followed by the 4 least significant bits of the same byte. Next, the same transfers occur from the parallel byte in memory planes 1, 2 and lastly, 3. Each transfer provides either the upper or lower half of an 8 bit value for the color for each pixel, making possible a choice of 1 of 256 colors per pixel.

Serial Out	1st Xfer	2nd Xfer	3rd Xfer	4th Xfer	5th Xfer	6th Xfer	7th Xfer	8th Xfer
Bit 3	plane 0 bit 7	plane 0 bit 3	plane 1 bit 7	plane 1 bit 3	plane 2 bit 7	plane 2 bit 3	plane 3 bit 7	plane 3 bit 3
Bit 2	plane 0 bit 6	plane 0 bit 2	plane 1 bit 6	plane 1 bit 2	plane 2 bit 6	plane 2 bit 2	plane 3 bit 6	plane 3 bit 2
Bit 1	plane 0 bit 5	plane 0 bit 1	plane 1 bit 5	plane 1 bit 1	plane 2 bit 5	plane 2 bit 1	plane 3 bit 5	plane 3 bit 1
Bit 0	plane 0 bit 4	plane 0 bit 0	plane 1 bit 4	plane 1 bit 0	plane 2 bit 4	plane 2 bit 0	plane 3 bit 4	plane 3 bit 0

This pattern is meant to accommodate mode 13h, a standard VGA 256-color graphics mode.

4 Odd/Even Mode

- 0 Addresses sequentially access data within a bit map, and the choice of which map is accessed is made according to the value of the Plane Mask Register (SR02).
- 1 The frame buffer is mapped in such a way that the function of address bit 0 such that even addresses select memory planes 0 and 2 and odd addresses select memory planes 1 and 3.

Note: This works in a way that is the inverse of (and is normally set to be the opposite of) bit 2 of the Memory Mode Register (SR02).

3 Read Mode

- 0 During a CPU read from the frame buffer, the value returned to the CPU is data from the memory plane selected by bits 1 and 0 of the Read Plane Select Register (GR04).
- 1 During a CPU read from the frame buffer, all 8 bits of the byte in each of the 4 memory planes corresponding to the address from which a CPU read access is being performed are compared to the corresponding bits in this register (if the corresponding bit in the Color Don't Care Register (GR07) is set to 1). The value that the CPU receives from the read access is an 8-bit value that shows the result of this comparison, wherein value of 1 in a given bit position indicates that all of the corresponding bits in the bytes across all 4 of the memory planes that were included in the comparison had the same value as their memory plane's respective bits in this register.

GR05 Graphics Mode Register (continued)**2 Reserved****1-0 Write Mode**

- 0, 0 Write Mode 0 -- During a CPU write to the frame buffer, the addressed byte in each of the 4 memory planes is written with the CPU write data after it has been rotated by the number of counts specified in the Data Rotate Register (GR03). If, however, the bit(s) in the Enable Set/Reset Register (GR01) corresponding to one or more of the memory planes is set to 1, then those memory planes will be written to with the data stored in the corresponding bits in the Set/Reset Register (GR00).
- 0, 1 Write Mode 1 -- During a CPU write to the frame buffer, the addressed byte in each of the 4 memory planes is written to with the data stored in the memory read latches. (The memory read latches stores an unaltered copy of the data last read from any location in the frame buffer.)
- 1, 0 Write Mode 2 -- During a CPU write to the frame buffer, the least significant 4 data bits of the CPU write data is treated as the color value for the pixels in the addressed byte in all 4 memory planes. The 8 bits of the Bit Mask Register (GR08) are used to selectively enable or disable the ability to write to the corresponding bit in each of the 4 memory planes that correspond to a given pixel. A setting of 0 in a bit in the Bit Mask Register at a given bit position causes the bits in the corresponding bit positions in the addressed byte in all 4 memory planes to be written with value of their counterparts in the memory read latches. A setting of 1 in a Bit Mask Register at a given bit position causes the bits in the corresponding bit positions in the addressed byte in all 4 memory planes to be written with the 4 bits taken from the CPU write data to thereby cause the pixel corresponding to these bits to be set to the color value.
- 1, 1 Write Mode 3 -- During a CPU write to the frame buffer, the CPU write data is logically ANDed with the contents of the Bit Mask Register (GR08). The result of this ANDing is treated as the bit mask used in writing the contents of the Set/Reset Register (GR00) are written to addressed byte in all 4 memory planes.

GR06 Miscellaneous Register

Read/Write at I/O address 3CFh with 3CEh set to index 06h

7	6	5	4	3	2	1	0
Reserved				Memory Map Mode		Chain Odd/Even	Graphics / Text Mode

7-4 Reserved

3-2 Memory Map Mode

These 2 bits control the mapping of the frame buffer into the CPU address space as follows:

Bit 3	Bit 2	Frame Buffer Address Range
0	0	A0000h - BFFFFh
0	1	A0000h - AFFFFh
1	0	B0000h - B7FFFh
1	1	B8000h - BFFFFh

Note: This function is both in standard VGA modes, and in extended modes that do not provide linear frame buffer access.

1 Chain Odd/Even

This bit provides the ability to alter the interpretation of address bit A0, so that it may be used in selecting between the odd-numbered memory planes (planes 1 and 3) and the even-numbered memory planes (planes 0 and 2).

0 A0 functions normally.

1 A0 is switched with a high order address bit, in terms of how it is used in address decoding. The result is that A0 is used to determine which memory plane is being accessed:

A0 = 0: planes 0 and 2

A0 = 1: planes 1 and 3

0 Graphics/Text Mode

0 Selects text mode.

1 Selects graphics mode.

GR07 Color Don't Care Register

Read/Write at I/O address 3CFh with 3CEh set to index 07h

7	6	5	4	3	2	1	0
Reserved				Ignore Color Plane 3	Ignore Color Plane 2	Ignore Color Plane 1	Ignore Color Plane 0

7-4 Reserved

3-0 Ignore Color Plane 3 through Ignore Color Plane 0

- 0 The corresponding bit in the Color Compare Register (GR02) will not be included in color comparisons.
- 1 The corresponding bit in the Color Compare Register (GR02) is used in color comparisons.

Notes: These bits have effect only when bit 3 of the Graphics Mode Register (GR05) is set to 1 to select read mode 1.

GR08 Bit Mask Register

Read/Write at I/O address 3CFh with 3CEh set to index 08h

7	6	5	4	3	2	1	0
Bit Mask							

7-0 Bit Mask

- 0 The corresponding bit in each of the 4 memory planes is written to with the corresponding bit in the memory read latches.
- 1 Manipulation of the corresponding bit in each of the 4 memory planes via other mechanisms is enabled.

Note: This bit mask applies to any writes to the addressed byte of any or all of the 4 memory planes, simultaneously.

Note: This bit mask is applicable to any data written into the frame buffer by the CPU, including data that is also subject to rotation, logical functions (AND, OR, XOR), and Set/Reset. To perform a proper read-modify-write cycle into frame buffer, each byte must first be read from the frame buffer by the CPU (and this will cause it to be stored in the memory read latches), this Bit Mask Register must be set, and the new data then written into the frame buffer by the CPU.

CHAPTER 8

ATTRIBUTE CONTROLLER REGISTERS

This page intentionally left blank.

8.0 ATTRIBUTE CONTROLLER REGISTERS

Name	Function	Access	Index
AR00-AR0F	Color Data Registers	Read/Write	00-0F
AR10	Mode Control Register	Read/Write	10
AR11	Overscan Color Register	Read/Write	11
AR12	Memory Plane Enable Register	Read/Write	12
AR13	Horizontal Pixel Panning Register	Read/Write	13
AR14	Color Select Register	Read/Write	14

Unlike the other sets of indexed registers, the attribute controller registers are not accessed through a scheme employing entirely separate index and data ports. I/O address 3C0h is used both as the read and write for the index register, and as the write address for the data port. I/O address 3C1h is the read address for the data port.

To write to one of the attribute controller registers, the index of the desired register must be written to I/O address 3C0h, and then the data is written to the very same I/O address. A flip-flop alternates with each write to I/O address 3C0h to change its function from writing the index to writing the actual data, and back again. This flip-flop may be deliberately set so that I/O address 3C0h is set to write to the index (which provides a way to set it to a known state) by performing a read operation from Input Status Register 1 (ST01) at I/O address 3BAh or 3DAh (depending on whether the graphics system has been set to emulate an MDA or a CGA).

To read from one of the attribute controller registers, the index of the desired register must be written to I/O address 3C0h, and then the data is read from I/O address 3C1h. A read operation from I/O address 3C1h does not reset the flip-flop to writing to the index. Only a write to 3C0h or a read from 3BAh or 3DAh, as described above, will toggle the flip-flop back to writing to the index.

ARX Attribute Controller Index Register

Read/Write at I/O address 3C0h

7	6	5	4	3	2	1	0
Reserved		Video Enable	Attribute Controller Register Index				

7-6 Reserved

5 Video Enable

- 0 Disables video, allowing the attribute controller color registers (AR00-AR0F) to be accessed by the CPU.
- 1 Enables video, causing the attribute controller color registers (AR00-AR0F) to be rendered inaccessible by the CPU.

Note: In the VGA standard, this is called the “Palette Address Source” bit.

4-0 Attribute Controller Register Index

These five bits are used to select any one of the attribute controller registers, AR00 through AR14, to be accessed.

Note: AR12 is referred to in the VGA standard as the Color Plane Enable Register. The words “plane,” “color plane,” “display memory plane,” and “memory map” have been all been used in IBM™ literature on the VGA standard to describe the four separate regions in the frame buffer where the pixel color or attribute information is split up and stored in standard VGA planar modes. This use of multiple terms for the same subject was deemed to be confusing, therefore, AR12 is called the Memory Plane Enable Register.

AR00-AR0F Palette Registers 0-F

Read at 3C1h, Write at 3C0h with 3C0h set to indexes 00h to 0Fh

7	6	5	4	3	2	1	0
Reserved		Palette Bits P5-P0					

7-6 Reserved

5-0 Palette Bits P5-P0

In each of these 16 registers, these are the lower 6 of 8 bits that are used to map either text attributes or pixel color input values (for modes that use 16 colors) to the 256 possible colors available to be selected in the palette.

Note: Bits 3 and 2 of the Color Select Register (AR14) supply bits P7 and P6 for the values contained in all 16 of these registers. Bits 1 and 0 of the Color Select Register (AR14) can also replace bits P5 and P4 for the values contained in all 16 of these registers if bit 7 of the Mode Control Register (AR10) is set to 1.

AR10 Mode Control Register

Read at 3C1h, Write at 3C0h with 3C0h set to index 10h

7	6	5	4	3	2	1	0
Palette Bits P5, P4 Select	Pixel Width/Clk Select	Pixel Panning Compat	Reserved	En Blink/ Select Bkgnd Int	En Line Gr Char Code	Select Display Type	Graphics/ Alpha Mode

7 Palette Bits P5, P4 Select

- 0 P5 and P4 for each of the 16 selected colors (for modes that use 16 colors) are individually provided by bits 5 and 4 of their corresponding Palette Registers (AR00-0F).
- 1 P5 and P4 for all 16 of the selected colors (for modes that use 16 colors) are provided by bits 1 and 0 of Color Select Register (AR14).

6 Pixel Width/Clock Select

- 0 Six bits of video data (translated from 4 bits via the palette) are output every dot clock.
- 1 Two sets of 4 bits of data are assembled to generate 8 bits of video data which is output every other dot clock, and the Palette Registers (AR00-0F) are bypassed.

Note: This bit is set to 0 for all of the standard VGA modes, except mode 13h.

5 Pixel Panning Compatibility

- 0 Scroll both the upper and lower screen regions horizontally as specified in the Pixel Panning Register (AR13).
- 1 Scroll only the upper screen region horizontally as specified in the Pixel Panning Register (AR13).

Note: This bit has application only when split-screen mode is being used, where the display area is divided into distinct upper and lower regions which function somewhat like separate displays.

4 Reserved

3 Enable Blinking/Select Background Intensity

- 0 Disables blinking in graphics modes, and for text modes, sets bit 7 of the character attribute bytes to control background intensity, instead of blinking.
- 1 Enables blinking in graphics modes and for text modes, sets bit 7 of the character attribute bytes to control blinking, instead of background intensity.

Note: The blinking rate is derived by dividing the VSYNC signal. The Blink Rate Control Register (FR19) defines the blinking rate.

AR10 Mode Control Register (continued)**2 Enable Line Graphics Character Code**

- 0 Every 9th pixel of a horizontal line (i.e., the last pixel of each horizontal line of each 9-pixel wide character box) is assigned the same attributes as the background of the character of which the given pixel is a part.
- 1 Every 9th pixel of a horizontal line (i.e., the last pixel of each horizontal line of each 9-pixel wide character box) is assigned the same attributes as the 8th pixel if the character of which the given pixel is a part. This setting is intended to accommodate the line-drawing characters of the PC's extended ASCII character set -- characters with an extended ASCII code in the range of B0h to DFh.

Note: In IBM™ literature describing the VGA standard, the range of extended ASCII codes that are said to include the line-drawing characters is mistakenly specified as C0h to DFh, rather than the correct range of B0h to DFh.

1 Select Display Type

- 0 Attribute bytes in text modes are interpreted as they would be for a color display.
- 1 Attribute bytes in text modes are interpreted as they would be for a monochrome display.

0 Graphics/Alphanumeric Mode

- 0 Selects alphanumeric (text) mode.
- 1 Selects graphics mode.

AR11 Overscan Color Register

Read at 3C1h, Write at 3C0h with 3C0h set to index 11h

7	6	5	4	3	2	1	0
Overscan Color							

7-0 Overscan

These 8 bits select the overscan (border) color. The border color is displayed during the blanking intervals. For monochrome displays, this value should be set to 00h.

AR12 Memory Plane Enable Register

Read at 3C1h, Write at 3C0h with 3C0h set to index 12h

7	6	5	4	3	2	1	0
Reserved		Video Status Mux		Enable Plane 3	Enable Plane 2	Enable Plane 1	Enable Plane 0

7-6 Reserved

5-4 Video Status Mux

These 2 bits are used to select 2 of the 8 possible palette bits (P7-P0) to be made available to be read via bits 5 and 4 of the Input Status Register 1 (ST01). The table below shows the possible choices.

AR12 Bit 5	AR12 Bit 4	ST01 Bit 5	ST01 Bit 4
0	0	P2	P0
0	1	P5	P4
1	0	P3	P1
1	1	P7	P6

These bits are largely unused by current software -- they are provided for EGA compatibility.

3-0 Enable Plane 3-0

These 4 bits individually enable the use of each of the 4 memory planes in providing 1 of the 4 bits used in video output to select 1 of 16 possible colors from the palette to be displayed.

- 0 Disable the use of the corresponding memory plane in video output to select colors, forcing the bit that the corresponding memory plane would have provided to a value of 0.
- 1 Enable the use of the corresponding memory plane in video output to select colors.

Note: AR12 is referred to in the VGA standard as the Color Plane Enable Register. The words “plane,” “color plane,” “display memory plane,” and “memory map” have been all been used in IBM™ literature on the VGA standard to describe the 4 separate regions in the frame buffer that are amongst which pixel color or attributes information is split up and stored in standard VGA planar modes. This use of multiple terms for the same subject was deemed to be confusing, therefore AR12 is called the Memory Plane Enable Register.

AR13 Horizontal Pixel Panning Register

Read at 3C1h, Write at 3C0h with 3C0h set to index 13h

7	6	5	4	3	2	1	0
Reserved				Horizontal Pixel Shift 3-0			

7-4 Reserved

3-0 Horizontal Pixel Shift 3-0

Bits 3-0 of this register hold a 4-bit value that selects number of pixels by which the image is shifted horizontally to the left. This function is available in both text and graphics modes.

In text modes with a 9-pixel wide character box, the image can be shifted up to 9 pixels to the left. In text modes with an 8-pixel wide character box, and in graphics modes other than those with 256 colors, the image can be shifted up to 8 pixels to the left.

In standard VGA mode 13h (where bit 6 of the Mode Control Register, AR10, is set to 1 to support 256 colors), bit 0 of this register must remain set to 0, and the image may be shifted up to only 4 pixels to the left. In this mode, the number of pixels by which the image is shifted can be further controlled using bits 6 and 5 of the Preset Row Scan Register (CR08).

Number of Pixels Shifted

Value in Bits 3-0	9 Pixel Text	8-Pixel Text & Graphics	256-Color Graphics
0h	1	0	0
1h	2	1	Undefined
2h	3	2	1
3h	4	3	Undefined
4h	5	4	2
5h	6	5	Undefined
6h	7	6	3
7h	8	7	Undefined
8h	0	Undefined	Undefined

AR14 Color Select Register

Read at 3C1h, Write at 3C0h with 3C0h set to index 14h

7	6	5	4	3	2	1	0
Reserved				P7	P6	Alt P5	Alt P4

7-4 Reserved

3-2 Palette Bits P7 and P6

These are the 2 upper-most of the 8 bits that are used to map either text attributes or pixel color input values (for modes that use 16 colors) to the 256 possible colors contained in the palette. These 2 bits are common to all 16 sets of bits P5 through P0 that are individually supplied by Palette Registers 0-F (AR00-AR0F).

1-0 Alternate Palette Bits P5 and P4

These 2 bits can be used as an alternate version of palette bits P5 and P4. Unlike the P5 and P4 bits that are individually supplied by Palette Registers 0-F (AR00-AR0F), these 2 alternate palette bits are common to all 16 of Palette Registers. Bit 7 of the Mode Control Register (AR10) is used to select between the use of either the P5 and P4 bits that are individually supplied by the 16 Palette Registers or these 2 alternate palette bits.

This page intentionally left blank.

CHAPTER 9

PALETTE DAC REGISTERS

This page intentionally left blank.

9.0 PALETTE DAC REGISTERS

Name	Function	Access	I/O Address
DACMASK	Pixel Data Mask Register	Read/Write	3C6h
DACSTATE	DAC State Register	Read-Only	3C7h
DACRX	Palette Read Index Register	Write-Only	3C7h
DACWX	Palette Write Index Register	Read/Write	3C8h
DACDATA	Palette Data Register	Read/Write	3C9h

The palette DAC has two main components: a palette in which a selection of 256 colors may be stored, and a set of three digital to analog (D-to-A) converters, one each for the red, green and blue components used to produce a color on a CRT display. The palette DAC is also frequently called the RAMDAC, to emphasize the presence of memory alongside the three D-to-A converters, and the palette, itself, is often referred to as the CLUT or color look-up table.

During normal use, the palette DAC is operated either in direct-color mode or indexed-color mode. Direct color mode is used with pixel depths of 15, 16, or 24 bits per pixel. In direct color mode, the pixel data received from the frame buffer, through the sequencer and the attribute controller, directly specifies the color for a given pixel. This pixel data is pre-formatted such that certain bits of the pixel data for each pixel are used to provide the red, green and blue output values for each of the three corresponding 8-bit D-to-A converters. Indexed-color mode is used with pixel depths of 8 bits per pixel or less. In indexed-color mode, the incoming pixel data for each pixel is actually an 8-bit index that is used to choose one of the 256 color data positions within the palette. Each color data position holds a 24-bit color value that specifies the actual 8-bit red, green, and blue values for each of the three corresponding 8-bit D-to-A converters. In essence, the colors for each pixel are specified indirectly, with the actual choice of colors taking place in the color data positions of the palette, while the incoming pixel data chooses from among these color data positions. This method allows the full range of over 16 million possible colors to be accessible in modes with only 8 or fewer bits per pixel.

The color data stored in these 256 color data positions can be accessed only through a complex

sub-addressing scheme, using a data register and two index registers. The Palette Data Register at I/O address 3C9h is the data port. The Palette Read Index Register at I/O address 3C7h and the Palette Write Index Register at I/O address 3C8h are the two index registers. The Palette Read Index Register is the index register that is used to choose the color data position that is to be read from via the data port, while the Palette Write Index Register is the index register that is used to choose the color data position that is to be written to through the same data port. This arrangement allows the same data port to be used for reading from and writing to two different color data positions. Reading and writing the color data at a color data position involves three successive reads or writes since the color data stored at each color data position consists of three bytes.

To read a color data position, the index of the desired color data position must first be written to the Palette Read Index Register. Then all three bytes of data in a given color data position may be read at the Palette Data Register. The first byte read from the Palette Data Register retrieves the 8-bit value specifying the intensity of the red color component, while the second and third bytes read are the corresponding 8-bit values for the green and blue color components, respectively. After completing the third read operation, the Palette Read Index Register is automatically incremented so that the data of the next color data position becomes accessible for being read. This allows the contents of all 256 color data positions of the palette to be read by specifying only the index of the 0th color data position in the Palette Read Index Register, and then simply performing 768 successive reads from the Palette Data Register.

Writing a color data position, entails a very similar procedure. The index of the desired color data

position must first be written to the Palette Write Index Register. Then all three bytes of data to specify a given color may be written to the Palette Data Register. The first byte written to the Palette Data Register specifies the intensity of the red color component, the second byte specifies the intensity for the green color component, and the third byte specifies the same for the blue color component. One important detail is that all three of these bytes must be written before the hardware will actually update these three values in the given color data position. When all three bytes have been written, the Palette Write Index Register is automatically incremented so that the data of the next color data position becomes accessible for being written. This allows the contents of all 256 color data positions of

the palette to be written by specifying only the index of the 0th color data position in the Palette Write Index Register, and then simply performing 768 successive writes to the Palette Data Register.

In addition to the standard set of 256 color data positions of the palette, there is also an alternate set of 8 color data positions used to specify the colors used to draw cursors 1 and 2, and these are also accessed using the very same sub-addressing scheme. A bit in the Pixel Pipeline Configuration 0 Register (XR80) determines whether the standard 256 color data positions or the alternate 8 color data positions are to be accessed through this sub-addressing scheme.

DACMASK Pixel Data Mask Register

Read/Write at I/O address 3C6h

7	6	5	4	3	2	1	0
Pixel Data Mask							

7-0 Pixel Data Mask

In indexed-color mode, the 8 bits of this register are logically ANDed with the 8 bits of pixel data received from the frame buffer for each pixel. The result of this ANDing process becomes the actual index used to select color data positions within the palette. This has the effect of limiting the choice of color data positions that may be specified by the incoming 8-bit data.

A value of 0 in a bit in this register results in the corresponding bit in the resulting 8-bit index being forced to 0, while a value of 1 in a bit in this register allows the corresponding bit in the resulting index to reflect the actual value of the corresponding bit in the incoming 8-bit pixel data.

In direct-color mode, the palette is not used, and the data in this register is entirely ignored.

DACSTATE DAC State Register

Read-only at I/O address 3C7h

7	6	5	4	3	2	1	0
Reserved						DAC State	

7-2 Reserved

1-0 DAC State

These indicate which of the two index registers was most recently written to.

Bits 1-0	Index Register Indicated
00	Palette Write Index Register at I/O Address 3C8h
01	Undefined
10	Palette Read Index Register at I/O Address 3C7h
11	Undefined

DACRX Palette Read Index Register

Write-only at I/O address 3C7h

7	6	5	4	3	2	1	0
Palette Read Index							

7-0 Palette Read Index

The 8-bit index value programmed into this register chooses which of 256 standard color data positions within the palette (or which of 8 alternate color data positions, depending on the state of a bit in the Pixel Pipeline Control 0 Register) are to be made accessible for being read from via the Palette Data Register (DACDATA).

The index value held in this register is automatically incremented when all three bytes of the color data position selected by the current index have been read.

DACWX Palette Write Index Register

Read/Write at I/O address 3C8

7	6	5	4	3	2	1	0
Palette Write Index							

7-0 Palette Write Index

The 8-bit index value programmed into this register chooses which of 256 standard color data positions within the palette (or which of 8 alternate color data positions, depending on the state of a bit in the Pixel Pipeline Control 0 Register) are to be made accessible for being written to via the Palette Data Register (DACDATA).

The index value held in this register is automatically incremented when all three bytes of the color data position selected by the current index have been written.

DACDATA Palette Data Register

Read/Write at I/O address 3C9h

7	6	5	4	3	2	1	0
Palette Data							

7-0 Palette Data

This byte-wide data port provides read or write access to the three bytes of data of each color data position selected using the Palette Read Index Register (DACRX) or the Palette Write Index Register (DACWX).

The three bytes in each color data position are read or written in three successive read or write operations. The first byte read or written always specifies the intensity of the red component of the color specified in the selected color data position. The second byte is always for the green component, and the third byte is always for the blue component.

When writing data to a color data position, all three bytes must be written before the hardware will actually update the three bytes of the selected color data position.

When reading or writing to a color data position, it is important to ensure that neither the Palette Read Index Register (DACRX) or the Palette Write Index Register (DACWX) are written to before all three bytes are read or written. A write to either of these two registers causes the circuitry that automatically cycles through providing access to the bytes for red, green and blue components to be reset such that the byte for the red component is the one that will be accessed by the next read or write operation via this register.

This page intentionally left blank.

CHAPTER 10

CRT CONTROLLER REGISTERS

This page intentionally left blank.

10 CRT CONTROLLER REGISTERS

Register Name	Register Function	Access 3B5/3D5	Index Value 3B4/3D4 (CRX)
CR00	Horizontal Total Register	Read/Write	00h
CR01	Horizontal Display Enable End Register	Read/Write	01h
CR02	Horizontal Blanking Start Register	Read/Write	02h
CR03	Horizontal Blanking End Register	Read/Write	03h
CR04	Horizontal Sync Start Register	Read/Write	04h
CR05	Horizontal Sync End Register	Read/Write	05h
CR06	Vertical Total Register	Read/Write	06h
CR07	Overflow Register	Read/Write	07h
CR08	Preset Row Scan Register	Read/Write	08h
CR09	Maximum Scan Line Register	Read/Write	09h
CR0A	Text Cursor Start Scan Line Register	Read/Write	0Ah
CR0B	Text Cursor End Scan Line Register	Read/Write	0Bh
CR0C	Start Address High Register	Read/Write	0Ch
CR0D	Start Address Low Register	Read/Write	0Dh
CR0E	Text Cursor Location High Register	Read/Write	0Eh
CR0F	Text Cursor Location Low Register	Read/Write	0Fh
CR10	Vertical Sync Start Register	Read/Write	10h
CR11	Vertical Sync End Register	Read/Write	11h
CR12	Vertical Display Enable End Register	Read/Write	12h
CR13	Offset Register	Read/Write	13h
CR14	Underline Row Register	Read/Write	14h
CR15	Vertical Blanking Start Register	Read/Write	15h
CR16	Vertical Blanking End Register	Read/Write	16h
CR17	CRT Mode Control Register	Read/Write	17h
CR18	Line Compare Register	Read/Write	18h
CR22	Memory Read Latches Register	Read-Only	22h
CR30	Extended Vertical Total Register	Read/Write	30h
CR31	Extended Vertical Display Enable End Reg	Read/Write	31h
CR32	Extended Vertical Sync Start Register	Read/Write	32h
CR33	Extended Vertical Blanking Start Register	Read/Write	33h
CR40	Extended Start Address Register	Read/Write	40h
CR41	Extended Offset Register	Read/Write	41h
CR70	Interlace Control Register	Read/Write	70h
CR71	NTSC/PAL Video Output Control Register	Read/Write	71h
CR72	NTSC/PAL Horizontal Serration 1 Start Reg	Read/Write	72h
CR73	NTSC/PAL Horizontal Serration 2 Start Reg	Read/Write	73h
CR74	NTSC/PAL Horizontal Pulse Width Register	Read/Write	74h

The CRT controller registers are accessed by writing the index of the desired register into the CRT Controller Index Register at I/O address 3B4h or 3D4h (depending upon whether the graphics system is configured for MDA or CGA emulation), and then accessing the desired register through the data port for the CRT controller registers located at I/O address 3B5h or 3D5h (again depending upon the choice of MDA or CGA emulation).

CRX CRT Controller Index Register

Read/Write at I/O address 3B4h/3D4h

This register is cleared to 00h by reset.

7	6	5	4	3	2	1	0
CRT Controller Register Index							

7-0 CRT Controller Register Index

These 8 bits are used to select any one of the CRT controller registers to be accessed via the data port at I/O location 3B5h or 3D5h (depending upon whether the graphics system is configured for MDA or CGA emulation).

CR00 Horizontal Total Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 00h

7	6	5	4	3	2	1	0
Horizontal Total							

7-0 Horizontal Total

This register is used to specify the total length of each scan line. This encompasses both the part of the scan line that is within the active display area and the part that is outside of it.

This register should be programmed with a value equal to the total number of character clocks within the entire length of a scan line, subtracted by 5.

CR01 Horizontal Display Enable End Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 01h

7	6	5	4	3	2	1	0
Horizontal Display Enable End							

7-0 Horizontal Display Enable End

This register is used to specify the end of the part of the scan line that is within the active display area relative to its beginning. In other words, this is the horizontal width of the active display area.

This register should be programmed with a value equal to the number of character clocks that occur within the part of a scan line that is within the active display area, subtracted by 1.

CR02 Horizontal Blanking Start Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 02h

7	6	5	4	3	2	1	0
Horizontal Blanking Start							

7-0 Horizontal Blanking Start

This register is used to specify the beginning of the horizontal blanking period relative to the beginning of the active display area of a scan line.

This register should be programmed with a value equal to the number of character clocks that occur on a scan line from the beginning of the active display area to the beginning of the horizontal blanking.

CR03 Horizontal Blanking End Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 03h

7	6	5	4	3	2	1	0
Reserved	Display Enable Skew Control		Horizontal Blanking End Bits 4-0				

7 Reserved

Values written to this bit are ignored, and to maintain consistency with the VGA standard, a value of 1 is returned whenever this bit is read. At one time, this bit was used to enable access to certain light pen registers. At that time, setting this bit to 0 provided this access, but setting this bit to 1 was necessary for normal operation.

6-5 Display Enable Skew Control

Defines the degree to which the start and end of the active display area are delayed along the length of a scan line to compensate for internal pipeline delays.

These 2 bits describe the delay in terms of a number character clocks.

Bit 6	Bit 5	Amount of Delay
0	0	no delay
0	1	delayed by 1 character clock
1	0	delayed by 2 character clocks
1	1	delayed by 3 character clocks

4-0 Horizontal Blanking End Bits 4-0

These 5 bits provide the 5 least significant bits of a 6-bit value that specifies the end of the blanking period relative to its beginning on a single scan line. Bit 7 of the Horizontal Sync End Register (CR05) supplies the most significant bit.

This 6-bit value should be programmed to be equal to the least significant 6 bits of the result of adding the length of the blanking period in terms of character clocks to the value specified in the Horizontal Blanking Start Register (CR02).

CR04 Horizontal Sync Start Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 04h

7	6	5	4	3	2	1	0
Horizontal Sync Start							

7-0 Horizontal Sync Start

This register is used to specify the beginning of the horizontal sync pulse relative to the beginning of the active display area on a scan line.

This register should be set to be equal to the number of character clocks that occur from the beginning of the active display area to the beginning of the horizontal sync pulse on a single scan line.

CR05 Horizontal Sync End Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 05h

7	6	5	4	3	2	1	0
Horiz Blnk End Bit 5	Horizontal Sync Delay		Horizontal Sync End				

7 Horizontal Blanking End Bit 5

This bit provides the most significant bit of a 6-bit value that specifies the end of the horizontal blanking period relative to its beginning. Bits 4-0 of Horizontal Blanking End Register (CR03) supplies the 5 least significant bits.

This 6-bit value should be set to the least significant 6 bits of the result of adding the length of the blanking period in terms of character clocks to the value specified in the Horizontal Blanking Start Register (CR02).

6-5 Horizontal Sync Delay

These bits define the degree to which the start and end of the horizontal sync pulse are delayed to compensate for internal pipeline delays.

These 2 bits describe the delay in terms of a number of character clocks.

Bit 6	Bit 5	Amount of Delay
0	0	no delay
0	1	delayed by 1 character clock
1	0	delayed by 2 character clocks
1	1	delayed by 3 character clocks

4-0 Horizontal Sync End

These 5 bits specify the end of the horizontal sync pulse relative to its beginning. In other words, this 5-bit value specifies the width of the horizontal sync pulse.

This 5-bit value should be set to the least significant 5 bits of the result of adding the width of the sync pulse in terms of character clocks to the value specified in the Horizontal Sync Start Register (CR04).

CR06 Vertical Total Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 06h

7	6	5	4	3	2	1	0
Vertical Total Bits 7-0							

7-0 Vertical Total Bits 7-0

These bits provide the 8 least significant bits of either a 10-bit or 12-bit value that specifies the total number of scan lines. This includes the scan lines both inside and outside of the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical total is specified with a 10-bit value. The 8 least significant bits of this value are supplied by these 8 bits of this register, and the 2 most significant bits are supplied by bits 5 and 0 of the Overflow Register (CR07).

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical total is specified with a 12-bit value. The 8 least significant bits of this value are supplied by these 8 bits of this register, and the 4 most significant bits are supplied by bits 3-0 of the Extended Vertical Total Register (CR30).

This 10-bit or 12-bit value should be programmed to equal the total number of scan lines, subtracted by 2.

CR07 Overflow Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 07h

7	6	5	4	3	2	1	0
Vert Sync Start Bit 9	Vert Disp En Bit 9	Vert Total Bit 9	Line Cmp Bit 8	Vert Blnk Start Bit 8	Vert Sync Start Bit 8	Vert Disp En Bit 8	Vert Total Bit 8

7 Vertical Sync Start Bit 9

The vertical sync start is a 10-bit or 12-bit value that specifies the beginning of the vertical sync pulse relative to the beginning of the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical sync start is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Sync Start Register (CR10), and the most and second-most significant bits are supplied by this bit and bit 2, respectively, of this register.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical display end is specified with a 12-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Sync Start Register (CR10), and the 4 most significant bits are supplied by bits 3-0 of the Extended Vertical Sync Start Register (CR32) register. In extended modes, neither this bit, nor bit 2 of this register are used.

This 10-bit or 12-bit value should be programmed to be equal to the number of scan lines from the beginning of the active display area to the start of the vertical sync pulse. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical sync pulse begins.

6 Vertical Display Enable End Bit 9

The vertical display enable end is a 10-bit or 12-bit value that specifies the number of the last scan line within the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical display enable end is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Display Enable End Register (CR12), and the most and second-most significant bits are supplied by this bit and bit 1, respectively, of this register.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical display enable end is specified with a 12-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Display Enable End Register (CR12), and the 4 most significant bits are supplied by bits 3-0 of the Extended Vertical Display End Enable Register (CR31). In extended modes, neither this bit, nor bit 1 of this register are used.

This 10-bit or 12-bit value should be programmed to be equal to the number of the last scan line within the active display area. Since the active display area always starts on the 0th scan line, this number should be equal to the total number of scan lines within the active display area, subtract by 1.

CR07 Overflow Register (continued)

5 Vertical Total Bit 9

The vertical total is a 10-bit or 12-bit value that specifies the total number of scan lines. This includes the scan lines both inside and outside of the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical total is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Total Register (CR06), and the most and second-most significant bits are supplied by this bit and bit 0, respectively, of this register.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical total is specified with a 12-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Total Register (CR06), and the 4 most significant bits are supplied by 3-0 bits of the Extended Vertical Total Register (CR30). In extended modes, neither this bit, nor bit 0 of this register are used.

This 10-bit or 12-bit value should be programmed to be equal to the total number of scan lines, subtracted by 2.

4 Line Compare Bit 8

This bit provides the second most significant bit of a 10-bit value that specifies the scan line at which the memory address counter restarts at the value of 0. Bit 6 of the Maximum Scan Line Register (CR09) supplies the most significant bit, and bits 7-0 of the Line Compare Register (CR18) supply the 8 least significant bits.

Normally, this 10-bit value is set to specify a scan line after the last scan line of the active display area. When this 10-bit value is set to specify a scan line within the active display area, it causes that scan line and all subsequent scan lines in the active display area to display video data starting at the very first byte of the frame buffer. The result is what appears to be a screen split into a top and bottom part, with the image in the top part being repeated in the bottom part.

When used in cooperation with the Start Address High Register (CR0C) and the Start Address Low Register (CR0D), it is possible to create a split display, as described earlier, but with the top and bottom parts displaying different data. The top part will display whatever data exists in the frame buffer starting at the address specified in the two aforementioned start address registers, while the bottom part will display whatever data exists in the frame buffer starting at the first byte of the frame buffer.

CR07 Overflow Register (continued)

3 Vertical Blanking Start Bit 8

The vertical blanking start is a 10-bit or 12-bit value that specifies the beginning of the vertical blanking period relative to the beginning of the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical blanking start is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Blanking Start Register (CR15), and the most and second-most significant bits are supplied by bit 5 of the Maximum Scan Line Register (CR09) and this bit of this register, respectively.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical blanking start is specified with a 12-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Blanking Start Register (CR15), and the 4 most significant bits are supplied by bits 3-0 of the Extended Vertical Blanking Start Register (CR33). In extended modes, neither this bit, nor bit 5 of the Maximum Scan Line Register (CR09) are used.

This 10-bit or 12-bit value should be programmed to be equal to the number of scan line from the beginning of the active display area to the beginning of the blanking period. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical blanking period begins.

2 Vertical Sync Start Bit 8

The vertical sync start is a 10-bit or 12-bit value that specifies the beginning of the vertical sync pulse relative to the beginning of the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical sync start is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Sync Start Register (CR10), and the most and second-most significant bits are supplied by bit 7 and this bit, respectively, of this register.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical display end is specified with a 12-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Sync Start Register (CR10), and the 4 most significant bits are supplied by bits 3-0 of the Extended Vertical Sync Start Register (CR32) register. In extended modes, neither this bit, nor bit 7 of this register are used.

This 10-bit or 12-bit value should be programmed to be equal to the number of scan lines from the beginning of the active display area to the start of the vertical sync pulse. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical sync pulse begins.

CR07 Overflow Register (continued)

1 Vertical Display Enable End Bit 8

The vertical display enable end is a 10-bit or 12-bit value that specifies the number of the last scan line within the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical display enable end is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Display Enable End Register (CR12), and the most and second-most significant bits are supplied by bit 6 and this bit, respectively, of this register.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical display enable end is specified with a 12-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Display Enable End Register (CR12), and the 4 most significant bits are supplied by bits 3-0 of the Extended Vertical Display End Enable Register (CR31). In extended modes, neither this bit, nor bit 6 of this register are used.

This 10-bit or 12-bit value should be programmed to be equal to the number of the last scan line within in the active display area. Since the active display area always starts on the 0th scan line, this number should be equal to the total number of scan lines within the active display area, subtract by 1.

0 Vertical Total Bit 8

The vertical total is a 10-bit or 12-bit value that specifies the total number of scan lines. This includes the scan lines both inside and outside of the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical total is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Total Register (CR06), and the most and second-most significant bits are supplied by bit 5 and this bit, respectively, of this register.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical total is specified with a 12-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Total Register (CR06), and the 4 most significant bits are supplied by 3-0 bits of the Extended Vertical Total Register (CR30). In extended modes, neither this bit, nor bit 5 of this register are used.

This 10-bit or 12-bit value should be programmed to be equal to the total number of scan lines, minus 2.

CR08 Preset Row Scan Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 08h

7	6	5	4	3	2	1	0
Reserved	Byte Panning		Starting Row Scan Count				

7 Reserved

6-5 Byte Panning

Bits 6 and 5 of this register hold a 2-bit value that selects number of bytes (up to 3) by which the image is shifted horizontally to the left on the screen. This function is available in both text and graphics modes.

In text modes with a 9-pixel wide character box, the image can be shifted up to 27 pixels to the left, in increments of 9 pixels.

In text modes with an 8-pixel wide character box, and in all standard VGA graphics modes, the image can be shifted up to 24 pixels to the left, in increments of 8 pixels.

The image can be shifted still further, in increments of individual pixels, through the use of bits 3-0 of the Horizontal Pixel Panning Register (AR13).

Bit 6	Bit 5	Number of Pixels Shifted	
		9-Pixel Text	8-Pixel Text & Graphics
0	0	0	0
0	1	9	8
1	0	18	16
1	1	27	24

4-0 Starting Row Scan Count

These 5 bits specify which horizontal line of pixels within the character boxes of the characters used on the top-most row of text on the display will be used as the top-most scan line. The horizontal lines of pixels of a character box are numbered from top to bottom, with the top-most line of pixels being number 0. If a horizontal line of these character boxes other than the top-most line is specified, then the horizontal lines of the character box above the specified line of the character box will not be displayed as part of the top-most row of text characters on the display. Normally, the value specified by these 5 bits should be 0, so that all of the horizontal lines of pixels within these character boxes will be displayed in the top-most row of text, ensuring that the characters in the top-most row of text do not look as though they have been cut off at the top.

CR09 Maximum Scan Line Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 09h

7	6	5	4	3	2	1	0
Double Scanning	Line Cmp Bit 9	Vert Blnk Start Bit 9	Starting Row Scan Count				

7 Double Scanning

- 0 Disables double scanning. The clock to the row scan counter is equal to the horizontal scan rate. This is the normal setting for many of the standard VGA modes and all of the extended modes.
- 1 Enables double scanning. The clock to the row scan counter is divided by 2. This is normally used to allow CGA-compatible modes that have only 200 scan lines of active video data to be displayed as 400 scan lines (each scan line is displayed twice).

6 Line Compare Bit 9

This bit provides the most significant bit of a 10-bit value that specifies the scan line at which the memory address counter restarts at the value of 0. Bit 4 of the Overflow Register (CR07) supplies the second most significant bit, and bits 7-0 of the Line Compare Register (CR18) supply the 8 least significant bits.

Normally, this 10-bit value is set to specify a scan line after the last scan line of the active display area. When this 10-bit value is set to specify a scan line within the active display area, it causes that scan line and all subsequent scan lines in the active display area to display video data starting at the very first byte of the frame buffer. The result is what appears to be a screen split into a top and bottom part, with the image in the top part being repeated in the bottom part.

When used in cooperation with the Start Address High Register (CR0C) and the Start Address Low Register (CR0D), it is possible to create a split display, as described earlier, but with the top and bottom parts displaying different data. The top part will display whatever data exists in the frame buffer starting at the address specified in the two aforementioned start address registers, while the bottom part will display whatever data exists in the frame buffer starting at the first byte of the frame buffer.

5 Vertical Blanking Start Bit 9

The vertical blanking start is a 10-bit or 12-bit value that specifies the beginning of the vertical blanking period relative to the beginning of the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical blanking start is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Blanking Start Register (CR15), and the most and second-most significant bits are supplied by this bit and bit 3 of the Overflow Register (CR09), respectively.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical blanking start is specified with a 12-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Blanking Start Register (CR15), and the 4 most significant bits are supplied by bits 3-0 of the Extended Vertical Blanking Start Register (CR33). In extended modes, neither this bit, nor bit 3 of the Overflow Register (CR09) are used.

This 10-bit or 12-bit value should be programmed to be equal to the number of scan line from the beginning of the active display area to the beginning of the blanking period. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical blanking period begins.

CR09 Maximum Scan Line Register (continued)**4-0 Starting Row Scan Count**

These bits provide all 5 bits of a 5-bit value that specifies the number of scan lines in a horizontal row of text.

This value should be programmed to be equal to the number of scan lines in a horizontal row of text, subtracted by 1.

CR0A Text Cursor Start Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 0Ah

7	6	5	4	3	2	1	0
Reserved		Text Cursor Off	Text Cursor Start				

This cursor is the text cursor that is part of the VGA standard, and should not be confused with the hardware cursor and popup (a.k.a., cursor 1 and cursor 2), which are intended to be used in graphics modes. This text cursor exists only in text modes, and so this register is entirely ignored in graphics modes.

7-6 Reserved
5 Text Cursor Off

- 0 Enables the text cursor.
- 1 Disables the text cursor.

4-0 Text Cursor Start

These 5 bits specify which horizontal line of pixels within a character box is to be used to display the first horizontal line of the cursor in text mode. The horizontal lines of pixels within a character box are numbered from top to bottom, with the top-most line being number 0. The value specified by these 5 bits should be the number of the first horizontal line of pixels on which the cursor is to be shown.

CR0B Text Cursor End Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 0Bh

7	6	5	4	3	2	1	0
Reserved	Text Cursor Skew		Text Cursor End				

This cursor is the text cursor that is part of the VGA standard, and should not be confused with the hardware cursor and popup (a.k.a., cursor 1 and cursor 2), which are intended to be used in graphics modes. This text cursor exists only in text modes, and so this register is entirely ignored in graphics modes.

7 Reserved

6-5 Text Cursor Skew

Specifies the degree to which the start and end of each horizontal line of pixels making up the cursor is delayed to compensate for internal pipeline delays.

These 2 bits describe the delay in terms of a number of character clocks.

Bit 6	Bit 5	Amount of Delay
0	0	no delay
0	1	delayed by 1 character clock
1	0	delayed by 2 character clocks
1	1	delayed by 3 character clocks

4-0 Text Cursor End

These 5 bits specify which horizontal line of pixels within a character box is to be used to display the last horizontal line of the cursor in text mode. The horizontal lines of pixels within a character box are numbered from top to bottom, with the top-most line being number 0. The value specified by these 5 bits should be the number of the last horizontal line of pixels on which the cursor is to be shown.

CR0C Start Address High Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 0Ch

7	6	5	4	3	2	1	0
Start Address Bits 15-8							

7-0 Start Address Bits 15-8

This register provides bits 15 through 8 of either a 16-bit or 20-bit value that specifies the memory address offset from the beginning of the frame buffer at which the data to be shown in the active display area begins.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the start address is specified with a 16-bit value. The eight bits of this register provide the eight most significant bits of this value, while the eight bits of the Start Address Low Register (CR0D) provide the eight least significant bits.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the start address is specified with a 20-bit value. The four most significant bits are provided by bits 3-0 of the Extended Start Address Register (CR40), bits 15 through 8 of this value are provided by this register, and the eight least significant bits are provided by the Start Address Low Register (CR0D). It should be further noted that, in extended modes, these 20 bits from these three registers are double-buffered and synchronized to VSYNC to ensure that changes occurring on the screen as a result of changes in the start address always have a smooth or instantaneous appearance. To change the start address in extended modes, all three registers must be set for the new value, and then bit 7 of this register must be set to 1. Only if this is done, will the hardware update the start address on the next VSYNC. When this update has been performed, the hardware will set bit 7 of this register back to 0.

CR0D Start Address Low Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 0Dh

7	6	5	4	3	2	1	0
Start Address Bits 7-0							

7-0 Start Address Bits 7-0

This register provides the eight least significant bits of either a 16-bit or 20-bit value that specifies the memory address offset from the beginning of the frame buffer at which the data to be shown in the active display area begins.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the start address is specified with a 16-bit value. The eight bits of the Start Address High Register (CR0C) provide the eight most significant bits of this value, while the eight bits of this register provide the eight least significant bits.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the start address is specified with a 20-bit value. The four most significant bits are provided by bits 3-0 of the Extended Start Address Register (CR40), bits 15 through 8 of this value are provided by the Start Address High Register (CR0C), and the eight least significant bits are provided by this register. It should be further noted that, in extended modes, these 20 bits from these three registers are double-buffered and synchronized to VSYNC to ensure that changes occurring on the screen as a result of changes in the start address always have a smooth or instantaneous appearance. To change the start address in extended modes, all three registers must be set for the new value, and then bit 7 of this register must be set to 1. Only if this is done, will the hardware update the start address on the next VSYNC. When this update has been performed, the hardware will set bit 7 of this register back to 0.

CR0E Text Cursor Location High Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 0Eh

7	6	5	4	3	2	1	0
Text Cursor Location Bits 15-8							

This cursor is the text cursor that is part of the VGA standard, and should not be confused with the hardware cursor and popup (a.k.a., cursor 1 and cursor 2), which are intended to be used in graphics modes. This text cursor exists only in text modes, and so this register is entirely ignored in graphics modes.

7-0 Text Cursor Location Bits 15-8

This register provides the 8 most significant bits of a 16-bit value that specifies the address offset from the beginning of the frame buffer at which the text cursor is located. Bit 7-0 of the Text Cursor Location Low Register (CR0F) provide the 8 least significant bits.

CR0F Text Cursor Location Low Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 0Fh

7	6	5	4	3	2	1	0
Text Cursor Location Bits 7-0							

This cursor is the text cursor that is part of the VGA standard, and should not be confused with the hardware cursor and popup (a.k.a., cursor 1 and cursor 2), which are intended to be used in graphics modes. This text cursor exists only in text modes, and so this register is entirely ignored in graphics modes.

7-0 Text Cursor Location Bits 7-0

This register provides the 8 least significant bits of a 16-bit value that specifies the address offset from the beginning of the frame buffer at which the text cursor is located. Bit 7-0 of the Text Cursor Location High Register (CR0D) provide the 8 most significant bits.

CR10 Vertical Sync Start Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 10h

7	6	5	4	3	2	1	0
Vertical Sync Start Bits 7-0							

7-0 Vertical Sync Start Bits 7-0

This register provides the 8 least significant bits of either a 10-bit or 12-bit value that specifies the beginning of the vertical sync pulse relative to the beginning of the active display area of a screen.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, this value is described in 10 bits with bits 7 and 2 of the Overflow Register (CR07) supplying the 2 most significant bits.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, this value is described in 12 bits with bits 3-0 of the Extended Vertical Sync Start Register (CR32) supplying the 4 most significant bits.

This 10-bit or 12-bit value should equal the vertical sync start in terms of the number of scan lines from the beginning of the active display area to the beginning of the vertical sync pulse. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical sync pulse begins.

CR11 Vertical Sync End Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 11h

7	6	5	4	3	2	1	0
Protect Regs 0-7	Reserved	Vert Int Enable	Vert Int Clear	Vertical Sync End			

7 Protect Registers 0-7

- 0 Enable writes to registers CR00-CR07.
- 1 Disable writes to registers CR00-CR07.

Note: The ability to write to Bit 4 of the Overflow Register (CR07) is not affected by this bit -- bit 4 of the Overflow Register is always writeable.

6 Reserved

Writes to this bit are ignored. In the VGA standard, this bit was used to switch between 3 and 5 frame buffer refresh cycles during the time required to draw each horizontal line.

5 Vertical Interrupt Enable

- 0 Enable the generation of an interrupt at the beginning of each vertical retrace period.
- 1 Disable the generation of an interrupt at the beginning of each vertical retrace period.

Note The hardware does not actually provide an interrupt signal which would be connected to an input of the system's interrupt controller. Bit 7 of Input Status Register 0 (ST00) indicates the status of the vertical retrace interrupt, and can be polled by software to determine if a vertical retrace interrupt has taken place. Bit 4 of this register can be used to clear a pending vertical retrace interrupt.

4 Vertical Interrupt Clear

Setting this bit to 0 clears a pending vertical retrace interrupt. This bit must be set back to 1 to enable the generation of another vertical retrace interrupt.

Note: The hardware does not actually provide an interrupt signal which would be connected to an input of the system's interrupt controller. Bit 7 of Input Status Register 0 (ST00) indicates the status of the vertical retrace interrupt, and can be polled by software to determine if a vertical retrace interrupt has taken place. Bit 5 of this register can be used to enable or disable the generation of vertical retrace interrupts.

3-0 Vertical Sync End

These 4 bits provide a 4-bit value that specifies the end of the vertical sync pulse relative to its beginning.

This 4-bit value should be set to the least significant 4 bits of the result of adding the length of the vertical sync pulse in terms of the number of scan lines that occur within the length of the vertical sync pulse to the value that specifies the beginning of the vertical sync pulse (see the description of the Vertical Sync Start Register for more details).

CR12 Vertical Display Enable End Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 12h

7	6	5	4	3	2	1	0
Vertical Display Enable End Bits 7-0							

7-0 Vertical Display Enable End Bits 7-0

This register provides the 8 least significant bits of either a 10-bit or 12-bit value that specifies the number of the last scan line within the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, this value is described in 10 bits with bits 6 and 1 of the Overflow Register (CR07) supplying the 2 most significant bits.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, this value is described in 12 bits with bits 3-0 of the Extended Vertical Display Enable End Register (CR31) supplying the 4 most significant bits.

This 10-bit or 12-bit value should be programmed to be equal to the number of the last scan line within in the active display area. Since the active display area always starts on the 0th scan line, this number should be equal to the total number of scan lines within the active display area, minus 1.

CR13 Offset Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 13h

7	6	5	4	3	2	1	0
Offset Bits 7-0							

7-0 Offset Bits 7-0

This register provides either all 8 bits of an 8-bit value or the 8 least significant bits of a 12-bit value that specifies the number of words or doublewords of frame buffer memory occupied by each horizontal row of characters. Whether this value is interpreted as the number of words or doublewords is determined by the settings of the bits in the Clocking Mode Register (SR01).

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the offset is described with an 8-bit value, all the bits of which are provided by this register.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the offset is described with a 12-bit value. The four most significant bits of this value are provided by bits 3-0 of the Extended Offset Register, and the eight least significant bits are provided by this register.

This 8-bit or 12-bit value should be programmed to be equal to either the number of words or doublewords (depending on the setting of the bits in the Clocking Mode Register, SR01) of frame buffer memory that is occupied by each horizontal row of characters.

CR14 Underline Location Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 14h

7	6	5	4	3	2	1	0
Reserved	Dword Mode	Count By 4	Underline Location				

7 Reserved

6 Doubleword Mode

- 0 Frame buffer addresses are interpreted by the frame buffer address decoder as being either byte addresses or word addresses, depending upon the setting of bit 6 of the CRT Mode Control Register (CR17).
- 1 Frame buffer addresses are interpreted by the frame buffer address decoder as being doubleword addresses regardless of the setting of bit 6 of the CRT Mode Control Register (CR17).

Note: This bit is used in conjunction with bits 6 and 5 of the CRT Mode Control Register (CR17) to select how frame buffer addresses from the CPU are interpreted by the frame buffer address decoder as shown below:

CR14 Bit 6	CR17 Bit 6	Addressing Mode
0	0	Word Mode
0	1	Byte Mode
1	0	Doubleword Mode
1	1	Doubleword Mode

5 Count By 4

- 0 The memory address counter is incremented either every character clock or every other character clock, depending upon the setting of bit 3 of the CRT Mode Control Register.
- 1 The memory address counter is incremented either every 4 character clocks or every 2 character clocks, depending upon the setting of bit 3 of the CRT Mode Control Register.

Note: This bit is used in conjunction with bit 3 of the CRT Mode Control Register (CR17) to select the number of character clocks are required to cause the memory address counter to be incremented as shown, below:

CR14 Bit 5	CR17 Bit 3	Address Incrementing Interval
0	0	every character clock
0	1	every 2 character clocks
1	0	every 4 character clocks
1	1	every 2 character clocks

4-0 Underline Location

These 5 bits specify which horizontal line of pixels in a character box is to be used to display a character underline in text mode. The horizontal lines of pixels within a character box are numbered from top to bottom, with the top-most line being number 0. The value specified by these 5 bits should be the number of the horizontal line on which the character underline mark is to be shown.

CR15 Vertical Blanking Start Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 15h

7	6	5	4	3	2	1	0
Vertical Blanking Start Bits 7-0							

7-0 Vertical Blanking Start Bits 7-0

This register provides the 8 least significant bits of either a 10-bit or 12-bit value that specifies the beginning of the vertical blanking period relative to the beginning of the active display area of the screen. Whether this value is described in 10 or 12 bits depends on the setting of bit 0 of the I/O Control Register (XR09).

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical blanking start is specified with a 10-bit value. The most and second-most significant bits of this value are supplied by bit 5 of the Maximum Scan Line Register (CR09) and bit 3 of the Overflow Register (CR07), respectively.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical blanking start is specified with a 12-bit value. The 4 most significant bits of this value are supplied by bits 3-0 of the Extended Vertical Blanking Start Register (CR33).

This 10-bit or 12-bit value should be programmed to be equal the number of scan lines from the beginning of the active display area to the beginning of the vertical blanking period. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which vertical blanking begins.

CR16 Vertical Blanking End Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 16h

7	6	5	4	3	2	1	0
Vertical Blanking End Bits 7-0							

7-0 Vertical Blanking End Bits 7-0

This register provides a 8-bit value that specifies the end of the vertical blanking period relative to its beginning.

This 8-bit value should be set equal to the least significant 8 bits of the result of adding the length of the vertical blanking period in terms of the number of scan lines that occur within the length of the vertical blanking period to the value that specifies the beginning of the vertical blanking period (see the description of the Vertical Blanking Start Register for details).

CR17 CRT Mode Control

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 17h

7	6	5	4	3	2	1	0
CRT Ctrl Reset	Word or Byte Mode	Address Wrap	Reserved	Count By 2	Horiz Retrace Sel	Select Row Scan Cntrl	Compat Mode Supp

7 CRT Controller Reset

- 0 Forces horizontal and vertical sync signals to be inactive. No other registers or outputs are affected.
- 1 Permits normal operation.

6 Word Mode or Byte Mode

- 0 The memory address counter's output bits are shifted by 1 bit position before being passed on to the frame buffer address decoder such that they are made into word-aligned addresses when bit 6 of the Underline Location Register (CR17) is set to 0.
- 1 The memory address counter's output bits remain unshifted before being passed on to the frame buffer address decoder such that they remain byte-aligned addresses when bit 6 of the Underline Location Register (CR17) is set to 0.

Note This bit is used in conjunction with bits 6 and 5 of the CRT Mode Control Register (CR17) to control how frame buffer addresses from the memory address counter are interpreted by the frame buffer address decoder as shown below:

CR14 Bit 6	CR17 Bit 6	Addressing Mode
0	0	Word Mode -- addresses from the memory address counter are shifted once to become word-aligned
0	1	Byte Mode -- addresses from the memory address counter are not shifted
1	0	Doubleword Mode -- addresses from the memory address counter are shifted twice to become doubleword-aligned
1	1	Doubleword Mode -- addresses from the memory address counter are shifted twice to become doubleword-aligned

See the note at the end of this register description.

5 Address Wrap

- 0 Wrap frame buffer address at 16KB. This is used in CGA-compatible modes.
- 1 No wrapping of frame buffer addresses.

Note: This bit is only effective when word mode is made active by setting bit 6 in both the Underline Location Register and this register to 0.

See the note at the end of this register description.

4 Reserved

CR17 CRT Mode Control (continued)

3 Count By 2

- 0 The memory address counter is incremented either every character clock or every 4 character clocks, depending upon the setting of bit 5 of the Underline Location Register.
- 1 The memory address counter is incremented either every other clock.

This bit is used in conjunction with bit 5 of the Underline Location Register (CR14) to select the number of character clocks are required to cause the memory address counter to be incremented as shown, below:

CR14 Bit 5	CR17 Bit 3	Address Incrementing Interval
0	0	every character clock
0	1	every 2 character clocks
1	0	every 4 character clocks
1	1	every 2 character clocks

2 Horizontal Retrace Select

This bit provides a way of effectively doubling the vertical resolution by allowing the vertical timing counter to be clocked by the horizontal retrace clock divided by 2 (usually, it would be undivided).

- 0 The vertical timing counter is clocked by the horizontal retrace clock.
- 1 The vertical timing counter is clocked by the horizontal retrace clock divided by 2.

1 Select Row Scan Counter

- 0 A substitution takes place, whereby bit 14 of the 16-bit memory address generated of the memory address counter (after the stage at which these 16 bits may have already been shifted to accommodate word or doubleword addressing) is replaced with bit 1 of the row scan counter at a stage just before this address is presented to the frame buffer address decoder.
- 1 No substitution takes place.

See the note at the end of this register description.

0 Compatibility Mode Support

- 0 A substitution takes place, whereby bit 13 of the 16-bit memory address generated of the memory address counter (after the stage at which these 16 bits may have already been shifted to accommodate word or doubleword addressing) is replaced with bit 0 of the row scan counter at a stage just before this address is presented to the frame buffer address decoder.
- 1 No substitution takes place.

See the note at the end of this register description.

CR17 CRT Mode Control (continued)

The following 2 tables show the possible ways in which the address bits from the memory address counter can be shifted and/or reorganized before being presented to the frame buffer address decoder. First, the address bits generated by the memory address counter are reorganized, if need be, to accommodate byte, word or doubleword modes. The resulting reorganized outputs (MAOut15-MAOut0) from the memory address counter may also be further manipulated with the substitution of bits from the row scan counter (RSOut1 and RSOut0) before finally being presented to the input bits of the frame buffer address decoder (FBIn15-FBIn0).

	Memory Address Counter Address Bits 15-0			
	Byte Mode	Word Mode	Word Mode	Doubleword Mode
	CR14 bit 6=0	CR14 bit 6=0	CR14 bit 6=0	CR14 bit 6=1
	CR17 bit 6=1	CR17 bit 6=0	CR17 bit 6=0	CR17 bit 6=X
	CR17 bit 5=X	CR17 bit 5=1	CR17 bit 5=0	CR17 bit 5=X
MAOut0	0	15	13	12
MAOut1	1	0	0	13
MAOut2	2	1	1	0
MAOut3	3	2	2	1
MAOut4	4	3	3	2
MAOut5	5	4	4	3
MAOut6	6	5	5	4
MAOut7	7	6	6	5
MAOut8	8	7	7	6
MAOut9	9	8	8	7
MAOut10	10	9	9	8
MAOut11	11	10	10	9
MAOut12	12	11	11	10
MAOut13	13	12	12	11
MAOut14	14	13	13	12
MAOut15	15	14	14	13

X -- Don't Care -- Either 0 or 1

	CR17 bit 1=1	CR17 bit 1=1	CR17 bit 1=0	CR17 bit 1=0
	CR17 bit 0=1	CR17 bit 0=0	CR17 bit 0=1	CR17 bit 0=0
FBIn0	MAOut0	MAOut0	MAOut0	MAOut0
FBIn1	MAOut1	MAOut1	MAOut1	MAOut1
FBIn2	MAOut2	MAOut2	MAOut2	MAOut2
FBIn3	MAOut3	MAOut3	MAOut3	MAOut3
FBIn4	MAOut4	MAOut4	MAOut4	MAOut4
FBIn5	MAOut5	MAOut5	MAOut5	MAOut5
FBIn6	MAOut6	MAOut6	MAOut6	MAOut6
FBIn7	MAOut7	MAOut7	MAOut7	MAOut7
FBIn8	MAOut8	MAOut8	MAOut8	MAOut8
FBIn9	MAOut9	MAOut9	MAOut9	MAOut9
FBIn10	MAOut10	MAOut10	MAOut10	MAOut10
FBIn11	MAOut11	MAOut11	MAOut11	MAOut11
FBIn12	MAOut12	MAOut12	MAOut12	MAOut12
FBIn13	MAOut13	MAOut13	RSOut0	RSOut0
FBIn14	MAOut14	RSOut1	MAOut14	RSOut1
FBIn15	MAOut15	MAOut15	MAOut15	MAOut15

CR18 Line Compare Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 18h

7	6	5	4	3	2	1	0
Line Compare Bits 7-0							

7-0 Line Compare Bits 7-0

This register provides the 8 least significant bits of a 10-bit value that specifies the scan line at which the memory address counter restarts at the value of 0. Bit 6 of the Maximum Scan Line Register (CR09) supplies the most significant bit, and bit 4 of the Overflow Register (CR07) supplies the second most significant bit.

Normally, this 10-bit value is set to specify a scan line after the last scan line of the active display area. When this 10-bit value is set to specify a scan line within the active display area, it causes that scan line and all subsequent scan lines in the active display area to display video data starting at the very first byte of the frame buffer. The result is what appears to be a screen split into a top and bottom part, with the image in the top part being repeated in the bottom part.

When used in cooperation with the Start Address High Register (CR0C) and the Start Address Low Register (CR0D), it is possible to create a split display, as described earlier, but with the top and bottom parts displaying different data. The top part will display whatever data exists in the frame buffer starting at the address specified in the two aforementioned start address registers, while the bottom part will display whatever data exists in the frame buffer starting at the first byte of the frame buffer.

CR22 Memory Read Latch Data Register

read-only at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 22h

7	6	5	4	3	2	1	0
Memory Read Latch Data							

7-0 Memory Read Latch Data

This register provides the value currently stored in 1 of the 4 memory read latches. Bits 1 and 0 of the Read Map Select Register (GR04) select which of the 4 memory read latches may be read via this register.

CR30 Extended Vertical Total Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 30h

7	6	5	4	3	2	1	0
Reserved				Vertical Total Bits 11-8			

7-4 Reserved

Whenever this register is written to, these bits should be set to 0.

3-0 Vertical Total Bits 11-8

The vertical total is a 10-bit or 12-bit value that specifies the total number of scan lines. This includes the scan lines both inside and outside of the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical total is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Total Register (CR06), and the 2 most significant bits are supplied by bits 5 and 0 of the Overflow Register (CR07). In standard VGA modes, these 4 bits of this register are not used.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical total is specified with a 12-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Total Register (CR06), and the 4 most significant bits are supplied by these 4 bits of this register.

This 10-bit or 12-bit value should be programmed to be equal to the total number of scan lines, minus 2.

CR31 Extended Vertical Display End Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 31h

7	6	5	4	3	2	1	0
Reserved				Vertical Display End Bits 11-8			

7-4 Reserved

Whenever this register is written to, these bits should be set to 0.

3-0 Vertical Display End Bits 11-8

The vertical display enable end is a 10-bit or 12-bit value that specifies the number of the last scan line within the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical display enable end is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Display Enable End Register (CR12), and the 2 most significant bits are supplied by bits 6 and 1 of the Overflow Register (CR07). In standard VGA modes these 4 bits of this register are not used.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical display enable end is specified with a 12-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Display Enable End Register (CR12), and the 4 most significant bits are supplied by these 4 bits of this register.

This 10-bit or 12-bit value should be programmed to be equal to the number of the last scan line within the active display area. Since the active display area always starts on the 0th scan line, this number should be equal to the total number of scan lines within the active display area, minus 1.

CR32 Extended Vertical Sync Start Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 32h

7	6	5	4	3	2	1	0
Reserved				Vertical Sync Start Bits 11-8			

7-4 Reserved

Whenever this register is written to, these bits should be set to 0.

3-0 Vertical Sync Start Bits 11-8

The vertical sync start is a 10-bit or 12-bit value that specifies the beginning of the vertical sync pulse relative to the beginning of the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical sync start is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Sync Start Register (CR10), and the 2 most significant bits are supplied by bits 7 and 2 of the Overflow Register (CR07). In standard VGA modes, these 4 bits of this register are not used.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical display end is specified with a 12-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Sync Start Register (CR10), and the 4 most significant bits are supplied by these 4 bits of this register.

This 10-bit or 12-bit value should be programmed to be equal to the number of scan lines from the beginning of the active display area to the start of the vertical sync pulse. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical sync pulse begins.

CR33 Extended Vertical Blanking Start Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 33h

7	6	5	4	3	2	1	0
Reserved				Vertical Blanking Start Bits 11-8			

7-4 Reserved

Whenever this register is written to, these bits should be set to 0.

3-0 Vertical Blanking Start Bits 11-8

The vertical blanking start is a 10-bit or 12-bit value that specifies the beginning of the vertical blanking period relative to the beginning of the active display area.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the vertical blanking start is specified with a 10-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Blanking Start Register (CR15), and the most and second-most significant bits are supplied by bit 5 of the Maximum Scan Line Register (CR09) and bit 3 of the Overflow Register (CR07), respectively. In standard VGA modes, these four bits are not used.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the vertical blanking start is specified with a 12-bit value. The 8 least significant bits of this value are supplied by bits 7-0 of the Vertical Blanking Start Register (CR15), and the 4 most significant bits are supplied by these 4 bits of this register.

This 10-bit or 12-bit value should be programmed to be equal to the number of scan line from the beginning of the active display area to the beginning of the blanking period. Since the active display area always starts on the 0th scan line, this number should be equal to the number of the scan line on which the vertical blanking period begins.

CR40 Extended Start Address Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 40h

7	6	5	4	3	2	1	0
Strt Addr En	Reserved			Start Address Bits 19-16			

7 Extended Mode Start Address Enable

This bit is used only in extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, to signal the hardware to update the start address. In extended modes, the start address is specified with a 20 bit value. These 20 bits, which are provided by the Start Address Low Register (CR0D), the Start Address High Register (CR0C) and bits 3-0 of this register, are double-buffered and synchronized to VSYNC to ensure that changes occurring on the screen as a result of changes in the start address always have a smooth or instantaneous appearance. To change the start address in extended modes, all three registers must be set for the new value, and then this bit of this register must be set to 1. Only if this is done, will the hardware update the start address on the next VSYNC. When this update has been performed, the hardware will set bit 7 of this register back to 0.

6-4 Reserved

Whenever this register is written to, these bits should be set to 0.

3-0 Start Address Bits 19-16

The start address is a 16-bit or a 20-bit value that specifies the memory address offset from the beginning of the frame buffer at which the data to be shown in the active display area begins.

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the start address is specified with a 16-bit value. The eight bits of the Start Address High Register (CR0C) provide the eight most significant bits of this value, while the eight bits of the Start Address Low Register (CR0D) provide the eight least significant bits.

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the start address is specified with a 20-bit value. The four most significant bits are provided by bits 3-0 of this register, bits 15 through 8 of this value are provided by the Start Address High Register (CR0C), and the eight least significant bits are provided by the Start Address Low Register (CR0D). It should be further noted that, in extended modes, these 20 bits from these three registers are double-buffered and synchronized to VSYNC to ensure that changes occurring on the screen as a result of changes in the start address always have a smooth or instantaneous appearance. To change the start address in extended modes, all three registers must be set for the new value, and then bit 7 of this register must be set to 1. Only if this is done, will the hardware update the start address on the next VSYNC. When this update has been performed, the hardware will set bit 7 of this register back to 0.

CR41 Extended Offset Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 41h

7	6	5	4	3	2	1	0
Reserved				Offset Bits 11-8			

7-4 Reserved

Whenever this register is written to, these bits should be set to 0.

3-0 Offset Bits 11-8

The offset is an 8-bit or 12-bit value describing the number of words or doublewords of frame buffer memory occupied by each horizontal row of characters. Whether this value is interpreted as the number of words or doublewords is determined by the settings of the bits in the Clocking Mode Register (SR01).

In standard VGA modes, where bit 0 of the I/O Control Register (XR09) is set to 0, the offset is described with an 8-bit value, all the bits of which are provided by the Offset Register (CR13).

In extended modes, where bit 0 of the I/O Control Register (XR09) is set to 1, the offset is described with a 12-bit value. The four most significant bits of this value are provided by bits 3-0 of this register, and the eight least significant bits are provided by the Offset Register (CR13).

This 8-bit or 12-bit value should be programmed to be equal to either the number of words or doublewords (depending on the setting of the bits in the Clocking Mode Register, SR01) of frame buffer memory that is occupied by each horizontal row of characters.

CR70 Interlace Control Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 70h

7	6	5	4	3	2	1	0
Interlace Enable	CRT Half-Line Value						

7 Interlace Enable

- 0 Selects non-interlaced CRT output. This is the default after reset.
- 1 Selects interlaced CRT output.

6-0 CRT Half-Line Value

When interlaced CRT output has been selected, the value in this register specifies the position along the length of a scan line at which the half-line vertical sync pulse occurs for the odd frame. This half-line vertical sync pulse begins at a position between two horizontal sync pulses on the last scan line, rather than coincident with the beginning of a horizontal sync pulse at the end of a scan line.

CR71 NTSC/PAL Video Output Control Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 71h

7	6	5	4	3	2	1	0
NTSC/ PAL Sel	Pedestal Enable	Blanking Delay Ctrl	Composite Sync Character Clk Delay		Composite Sync Pixel Clk Delay		

7 NTSC/PAL Select

- 0 Selects NTSC-formatted video output.
- 1 Selects PAL-formatted video output.

6 Pedestal Enable

- 0 Disables the provision of an additional voltage pedestal on red, green and blue analog output lines during the active video portions of each horizontal line.
- 1 Enables the provision of an additional voltage pedestal on the red, green and blue analog output lines during the active video portions of each horizontal line.

5 Blanking Delay Control

- 0 Blanking period is not delayed on odd frames.
- 1 Blanking period is delayed by half a scan line on odd frames.

4-3 Composite Sync Character Clock Delay

These 2 bits specify the number of character clocks (from 0 to 3) by which the composite sync may be delayed.

2-0 Composite Sync Pixel Clock Delay

These 3 bits specify the number of pixel clocks (from 0 to 7) by which the composite sync may be delayed.

CR72 Horizontal Serration 1 Start Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 72h

7	6	5	4	3	2	1	0
Horizontal Serration 1 Start							

7-0 Horizontal Serration 1 Start

These 8 bits specify the start position along the length of a scan line of the first horizontal serration pulse for composite sync generation.

CR73 Horizontal Serration 2 Start Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 73h

7	6	5	4	3	2	1	0
Horizontal Serration 2 Start							

7-0 Horizontal Serration 2 Start

These 8 bits specify the start position along the length of a scan line of the second horizontal serration pulse for composite sync generation.

CR74 NTSC/PAL Horizontal Pulse Width Register

Read/Write at I/O address 3B5h/3D5h with 3B4h/3D4h set to index 74h

7	6	5	4	3	2	1	0
Reserved		Round Off	NTSC/PAL Horizontal Pulse Width				

7-6 Reserved
5 NTSC/PAL Horizontal Pulse Width Round Off Control

- 0 Enables the generation of horizontal equalization pulses with a width that is approximately equal to half the width of the horizontal sync pulse. The actual width is determined using bits 4-0 of this register.
- 1 Disables the generation of horizontal equalization pulses.

4-0 NTSC/PAL Horizontal Pulse Width

These 5 bits specify the pulse width of the horizontal equalization pulse used in the generation of NTSC/PAL-compliant composite sync. Normally, the width of this horizontal equalization pulse is approximately half the width of the horizontal sync pulse.

These 5 bits should be programmed with a value equal to the actual pulse width, subtracted by 1. The width of the actual equalization pulse can be calculated as follows:

$$\text{pulse width} = ((\text{CR74}[4:0] - \text{CR74}[5]) \div 2) + 1$$

CHAPTER 11

PCI CONFIGURATION REGISTERS

This page intentionally left blank.

11.0 PCI CONFIGURATION REGISTERS

Name	Function	Access	Offset
VENDID	Vendor ID	Read-Only	00
DEVID	Device ID	Read-Only	02
DEVCTL	Device Control	Read/Write	04
DEVSTAT	Device Status	Read-Only	06
REV	Revision ID	Read-Only	08
PRG	Programming Interface	Read-Only	09
SUB	Sub-Class Code	Read-Only	0A
BASE	Base Class Code	Read-Only	0B
	Reserved (Cache Line Size)		0C
	Reserved (Latency Timer)	—	0D
HDR	Reserved (Header Type)	—	0E
	Reserved (Built-In-Self-Test)	—	0F
MBASE	Memory Base Address	Read/Write	10
	Reserved (Base Address)	—	14
	Reserved (Base Address)	—	18
	Reserved (Base Address)	—	1C
	Reserved (Base Address)	—	20
	Reserved (Base Address)	—	24
	Reserved	—	28
	Reserved	—	2C
RBASE	ROM Base Address	Read/Write	30
	Reserved	—	34
	Reserved	—	38
	Reserved (Interrupt Line)	—	3C
	Reserved (Interrupt Pin)	—	3D
	Reserved (Minimum Grant)	—	3E
	Reserved (Maximum Latency)	—	3F

Note: The mechanism used to generate the PCI configuration read and configuration write cycles used to access the configuration registers of PCI devices is system-dependent.

VENDID Vendor ID

Read-Only at PCI configuration offset 00h

Byte or word accessible

Accessible only via PCI configuration cycles

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Vendor ID															

15-0 Vendor ID

This is the vendor ID assigned to CHIPS by the PCI Special Interest group. This register always returns the 16-bit value 102Ch (4140 decimal).

DEVID Device ID

Read-Only at PCI configuration offset 02h

Byte or word accessible

Accessible only via PCI configuration cycles

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Device ID															

15-0 Device ID

This is the device ID assigned to the 65554 by CHIPS. This register always returns the 16-bit value 00E4h.

DEVCTL Device Control

Read/Write at PCI configuration offset 04h

Byte or word accessible

Accessible only via PCI configuration cycles

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved						Fast Bk-Bk	SERR Enbl	Wait Cycl Ctl	PERR Enbl	VGA Pal Snoop	Mem Wrt / Inval.	Spec Cycl	Bus Mstr	Mem Acc	I/O Acc

15-10 Reserved

Each of these bits always return a value of 0 when read.

9 Fast Back-to-Back Enable for Masters

This bit applies only to PCI Bus masters. Since the 65554 never functions as a PCI Bus master, this bit always returns a value of 0 when read.

8 SERR# Enable

- 0 Disables the use of SERR# and the setting of bit 14 (Signaled System Error bit) in the Device Status register (DEVSTAT) to 1 as a response to an address parity error. This is the default after reset.
- 1 Enables the use of SERR# and the setting of bit 14 (Signaled System Error bit) in the Device Status register (DEVSTAT) to 1 as a response to an address parity error.

7 Wait Cycle Control

This bit controls enables and disables address stepping. Since the 65554 always supports address stepping, this bit always returns a value of 1 when read.

6 Parity Error Response

- 0 Disables the use of PERR# as a response to detecting either data or address parity errors. Disables the setting of bit 14 (Signaled System Error bit) in the Device Status register (DEVSTAT) to 1 as a response to an address parity error. This is the default after reset.
- 1 Enables the use of PERR# as a response to detecting either data or address parity errors. Enables the setting of bit 14 (Signaled System Error bit) in the Device Status register (DEVSTAT) to 1 as a response to an address parity error.

Note: Bit 8 (SERR# Enable) of this register must also be set to 1 to enable the use of SERR# and the setting of bit 14 (Signaled System Error bit) in the Device Status register (DEVSTAT) to 1 as a response to an address parity error.

DEVCTL Device Control (continued)**5 VGA Palette Snoop**

- 0 Accesses to all VGA I/O locations, including those for the palette, will be claimed. All read and write accesses to the palette will be performed, normally.
- 1 Accesses to all VGA I/O locations, except for those for the palette, will be claimed. All reads will be entirely ignored, but all writes will still update the palette. This permits accesses to the palette I/O addresses to be answered by other devices that need to be able to snoop accesses to the palette.

4 Memory Write & Invalidate

This bit applies only to PCI Bus masters. Since the 65554 never functions as a PCI Bus master, this bit always returns a value of 0 when read.

3 Special Cycles

The 65554 always ignores all special cycles, therefore, this bit always returns the value of 0 when read.

2 Bus Master

The 65554 never functions as a PCI Bus master, therefore, this bit always returns a value of 0 when read.

1 Memory Access Enable

- 0 Disables access to the frame buffer memory locations within the range specified by the MBASE register. This is the default after reset.
- 1 Enables access to the frame buffer memory locations within the range specified by the MBASE register.

Note: Accesses with only adjacent active byte enables are supported.

0 I/O Access Enable

- 0 Disables I/O port accesses.
- 1 Enables I/O port accesses.

Note: Accesses with only adjacent active byte enables are supported.

DEVSTAT Device Status

Read/Clear at PCI configuration offset 06h

Byte or word accessible

Accessible only via PCI configuration cycles

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Det Parity Error	Signal Sys. Error	Rcvd Mstr Abort	Rcvd Target Abort	Signal Target Abort	DEVSEL# Timing		Data Parity Error	Fast Back-Back	UDF	66 MHz	Reserved				

Read accesses to this register behave normally. Writes, however, behave differently in that bits can be reset to 0, but not set to 1. A bit in this register is reset to 0 whenever it is written with the value of 1. Bits written with a value of 0 are entirely unaffected.

15 Detected Parity Error

- 0 No address or data parity error detected.
- 1 An address or data parity error was detected.

Note: This bit is set in response to a parity error regardless of the settings of either bit 6 (Parity Error Response bit) and 8 (SERR# Enable) of the Device Control register (DEVCTL).

14 Signaled System Error

- 0 SERR# has not been asserted.
- 1 SERR# has been asserted.

Note: Both bits 6 (Parity Error Response bit) and 8 (SERR# Enable) of the Device Control register (DEVCTL) must both be set to 1 to enable the use of SERR# and the setting of this bit to 1 in response to an address parity error.

13 Received Master Abort

This bit applies only to PCI Bus masters. Since the 65554 never functions as a PCI Bus master, this bit always returns a value of 0 when read.

12 Received Target Abort

This bit applies only to PCI Bus masters. Since the 65554 never functions as a PCI Bus master, this bit always returns a value of 0 when read.

11 Signaled Target Abort

- 0 A target abort was not generated.
- 1 A target abort was generated.

A target abort can be generated by the 65554 on I/O cycles with non-adjacent active byte enables.

DEVSTAT Device Status (continued)**10-9 DEVSEL# Timing**

These two bits specify the longest-possible amount of time that the 65554 will take in decoding an address and asserting DEVSEL#. These two bits always return a value of 01, indicating a medium-length timing.

8 Data Parity Error Detected

This bit applies only to PCI Bus masters. Since the 65554 never functions as a PCI Bus master, this bit always returns a value of 0 when read.

7 Fast Back-to-Back Capable

This bit always returns a value of 1 when read, indicating that the 65554 is capable of fast back-to-back transactions that are not in the same segment.

6 UDF Supported

This bit always returns a value of 0 when read, indicating that the 65554 does not provide features that are definable by the end-user.

5 66MHz Capable

This bit always returns a value of 0 when read, indicating that the 65554 can support a maximum PCI Bus speed of 33MHz, not 66MHz.

4-0 Reserved

Each of these bits always return a value of 0 when read.

REV Revision

Read-Only at PCI configuration offset 08h

Byte accessible

Accessible only via PCI configuration cycles

7	6	5	4	3	2	1	0
Chip Manufacturing Code (xxxx)				Chip Revision Code (xxxx)			

7-4 Chip Manufacturing Code

These four bits carry the fabrication code.

3-0 Chip Revision Code

These four bits carry the revision code. Revision codes start at 0 and are incremented for each new silicon revision.

PRG Register-Level Programming Interface

Read-Only at PCI configuration offset 09h

Byte accessible

Accessible only via PCI configuration cycles

7	6	5	4	3	2	1	0
Register-Level Programming Interface							

7-0 Register-Level Programming Interface

This register always returns a value of 00h to identify this PCI device as a display controller with a VGA-compatible programming interface (as opposed to 01h, which would indicate a display controller with a 8514/A-compatible programming interface).

SUB Sub-Class Code

Read-Only at PCI configuration offset 0Ah

Byte accessible

Accessible only via PCI configuration cycles

7	6	5	4	3	2	1	0
Sub-Class Code							

7-0 Sub-Class Code

This register always returns a value of 00h to identify this PCI device as a display controller of the VGA or 8514/A type.

BASE Base Class Code

Read-Only at PCI configuration offset 0Bh

Byte accessible

Accessible only via PCI configuration cycles

7	6	5	4	3	2	1	0
Base Class Code							

7-0 Base Class Code

This register always returns a value of 03h to identify this PCI device as a display controller.

HDR Header Type

Read-Only at PCI configuration offset 0Eh

Byte accessible

Accessible only via PCI configuration cycles

7	6	5	4	3	2	1	0
Single/ Mult Func	Reserved						

7 Single/Multiple Function Device

This bit always returns a value of 0 when read, indicating that this PCI device is a single-function device, not a multi-function device.

6-0 Reserved

Each of these bits always return a value of 0 when read.

MBASE Memory Base Address

Read/Write at PCI configuration offset 10h

Byte, word, or doubleword accessible

Accessible only via PCI configuration cycles

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Memory Space Base Address								Memory Space Size							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Memory Space Size											PreF	Memory Type	M or I/O		

31-24 Memory Space Base Address

These 8 bits select the base address for this 16MB memory space used by the 65554 for the memory mapped registers and linear accesses to the frame buffer.

23-4 Memory Space Size

These 20 bits always return 0 to indicate that the size of this memory space is 16MB.

3 Prefetchable

This bit always returns a value of 0 when read, indicating that the data in this 16MB memory space should not be prefetched by the CPU.

2-1 Memory Type

These 2 bits always return values of 0 when read, indicating that this 16MB memory space may be placed anywhere in the system's 32-bit address space by the system's PCI configuration software.

0 Memory/I/O Space Indicator

This bit always returns a value of 0 when read, indicating that this is a memory space, not an I/O space.

RBASE ROM Base Address

Read/Write at PCI configuration offset 30h

Byte, word, or doubleword accessible

Accessible only via PCI configuration cycles

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ROM Space Base Address														ROM Space Size	

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ROM Space Size														Addr Enbl	

31-18 ROM Space Base Address

These 14 bits select the base address for this 256KB ROM space used by the 65554 for the video BIOS ROM.

17-1 ROM Space Size

These 17 bits always return 0 to indicate that the size of this ROM space is 256KB.

0 Address Decode Enable

0 Disable access to the video BIOS ROM.

1 Enable access to the video BIOS ROM.

Note: Bit 1 (the Memory Access Enable bit) of the Device Control register (DEVCTL) must also be set to 1 for the video BIOS ROM to be accessible. Also, the ROM address space must not be programmed to a range that overlaps the area specified by the MBASE register.

This page intentionally left blank.

CHAPTER 12

BITBLT REGISTERS

This page intentionally left blank.

12.0 BITBLT REGISTERS

These registers exist in a 64 byte memory space. This memory is part of the larger 16MB memory space the 65554 uses. The 64-byte memory space required by the BitBLT registers is positioned at two locations within this 16MB memory space. The first location is at an offset of 4MB from the base address of the 16MB memory space. This location is where the bytes of each of the BitBLT registers are organized in little-endian format. The second location is at an offset of 12MB from the same base address. This location is where the bytes of each of the BitBLT registers are organized in big-endian format.

Name	Function	Access	Offset
BR00	Source and Destination Offset Register	Read/Write	0x400000/0xC00000
BR01	Pat/Src Expansion Background Color Reg.	Read/Write	0x400004/0xC00004
BR02	Pat/Src Expansion Foreground Color Reg.	Read/Write	0x400008/0xC00008
BR03	Monochrome Source Control Register	Read/Write	0x40000C/0xC0000C
BR04	Blitter Control Register	Read/Write	0x400010/0xC00010
BR05	Pattern Address Register	Read/Write	0x400014/0xC00014
BR06	Source Address Register	Read/Write	0x400018/0xC00018
BR07	Destination Address Register	Read/Write	0x40001C/0xC0001C
BR08	Destination Width & Height Register	Read/Write	0x400020/0xC00020
BR09	Source Expansion Background Color Reg.	Read/Write	0x400024/0xC00024
BR0A	Source Expansion Foreground Color Reg.	Read/Write	0x400028/0xC00028

BR00 Source and Destination Offset Register

Read/Write at memory space offset 0x400000h and/or 0xC00000h

Word or Doubleword accessible

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved (000)								Destination Offset (x:xxxx:xxxx:xxxx)							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved (000)								Source Offset (x:xxxx:xxxx:xxxx)							

31-29 Reserved

These bits always return 0 when read.

28-16 Destination Offset

These 13 bits specify the offset by which the destination address specified in the Destination Address Register (BR07) is incremented to point to the first byte in the next scan line's worth of destination data to be read from or written to the frame buffer.

If the destination data is contiguous (i.e., the destination data exists as a single unbroken block of data), then the value of this offset should be set equal to the number of bytes in each scan line's worth of destination data. If the destination data is discontinuous (i.e., there are bytes of something other than destination data separating it into sub-blocks of bytes that each represent a scan line's worth of destination data), then the value of this offset should be set equal to the number of bytes in the interval from the first byte of destination data in one of these sub-blocks to the first byte of destination data in the next sub-block.

15-13 Reserved

These bits always return 0 when read.

12-0 Source Offset

These 13 bits are used only when color source data is being used as an input in a BitBLT operation. If monochrome source data or no source data is to be used, then the BitBLT engine will ignore the value carried by these bits.

When color source data is read from the frame buffer, these 13 bits specify the offset by which the source address specified in the Source Address Register (BR06) should be incremented to point to the first byte in the next scan line's worth of color source data to be read from the frame buffer.

When the host CPU provides the color source data, these 13 bits specify the number of bytes to be counted from the first byte in one scan line's worth of color source data to the first byte in the next.

If the color source data is contiguous (i.e., the source data exists as a single unbroken block of data), then the value of this offset should be set equal to the number of bytes in each scan line's worth of source data. If the color source data is discontinuous (i.e., there are bytes of something other than source data separating it into sub-blocks of bytes that each represent a scan line's worth of source data), then the value of this offset should be set equal to the number of bytes in the interval from the first byte of source data in one of these sub-blocks to the first byte of source data in the next sub block.

BR01 Pattern/Source Expansion Background Color Register

Read/Write at memory space offset 0x400004h and/or 0xC00004h

Word or Doubleword accessible

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved (0000:0000)								Pat/Src Expansion Background Color Bits 23-16 (xxxx:xxxx)							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Pattern/Source Expansion Background Color Bits 15-0 (xxxx:xxxx:xxxx:xxxx)															

31-24 Reserved

These bits always return 0 when read.

23-0 Pattern/Source Expansion Background Color Bits 23-0

These bits provide the one, two, or three bytes worth of color data that select the background color to be used in the color expansion of either monochrome pattern data, only, or both monochrome pattern data and monochrome source data, depending upon the setting of bit 27 of the Monochrome Source Control Register (BR03). When bit 27 of the Monochrome Source Control Register is set so that this register is involved in the color expansion of monochrome pattern data only, then the Source Expansion Background Color Register (BR09) is used to perform the identical function for monochrome source data.

Whether one, two or three bytes worth of color data is needed depends upon the color depth to which the BitBLT engine has been set through the BitBLT Configuration Register (XR20). For a color depth of 24bpp, 16bpp, and 8bpp, bits 23-0, 15-0, and 7-0, respectively, of this register are used.

BR02 Pattern/Source Expansion Foreground Color Register

Read/Write at memory space offset 0x400008h and/or 0xC00008h

Word or Doubleword accessible

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved (0000:0000)								Pat/Src Expansion Foreground Color Bits 23-16 (xxxx:xxxx)							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Pattern/Source Expansion Foreground Color Bits 15-0 (xxxx:xxxx:xxxx:xxxx)															

31-24 Reserved

These bits always return 0 when read.

23-0 Pattern/Source Expansion Foreground Color Bits 23-0

These bits provide the one, two, or three bytes worth of color data that select the foreground color to be used in the color expansion of either monochrome pattern data, only, or both monochrome pattern data and monochrome source data, depending upon the setting of bit 27 of the Monochrome Source Control Register (BR03). When bit 27 of the Monochrome Source Control Register is set so that this register is involved in the color expansion of monochrome pattern data only, then the Source Expansion Foreground Color Register (BR0A) is used to perform the identical function for monochrome source data.

Whether one, two or three bytes worth of color data is needed depends upon the color depth to which the BitBLT engine has been set through the BitBLT Configuration Register (XR20). For a color depth of 24bpp, 16bpp, and 8bpp, bits 23-0, 15-0, and 7-0, respectively, of this register are used.

BR03 Monochrome Source Control Register

Read/Write at memory space offset 0x40000Ch and/or 0xC0000Ch
Word or Doubleword accessible

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved (0000)				Src Exp (x)	Mono Src Align (xxx)			Reserved (00)		Monochrome Source Data Initial Discard (xx:xxxx)					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved (00)		Monochrome Source Data Right Clipping (xx:xxxx)						Reserved (00)		Monochrome Source Data Left Clipping (xx:xxxx)					

31-28 Reserved

These bits always return 0 when read.

27 Monochrome Source Expansion Color Register Select

- 0 This causes the background and foreground colors used for the color expansion of monochrome source data to be selected by the Pattern/Source Expansion Background Color Register (BR01) and the Pattern/Source Expansion Foreground Color Register (BR02).
- 1 This causes the background and foreground colors used for the color expansion of monochrome source data to be selected by the Source Expansion Background Color Register (BR09) and the Source Expansion Foreground Color Register (BR0A).

26-24 Monochrome Source Scan Line Data Alignment

These three bits are used only when the source data is monochrome. They are used to configure the BitBLT engine for the alignment of each scan line's worth of source data will be aligned when the BitBLT engine receives it.

Refer to the appendix describing the BitBLT engine for further details concerning the requirements for how the source data must be organized.

Bit 26 25 24	Monochrome Source Data Alignment Specified
0 0 0	Reserved
0 0 1	Bit-Aligned
0 1 0	Byte-Aligned
0 1 1	Word-Aligned
1 0 0	Doubleword-Aligned
1 0 1	Quadword-Aligned
1 1 0	Reserved
1 1 1	Reserved

BR03 Monochrome Source Control Register (continued)

23-22 Reserved

These bits always return 0 when read.

21-16 Monochrome Source Data Initial Discard

These six bits are used only when the source data is monochrome. They are used to indicate how many bits (up to 63 bits) of monochrome source data should be discarded in the first quadword of source data to reach the first bit of valid or desired monochrome source data. These bits are normally used to clip one or more of the first scan lines of monochrome source data, i.e., clipping monochrome source data from the top.

15-14 Reserved

These bits always return 0 when read.

13-8 Monochrome Source Data Right Clipping

These six bits are used only when the source data is monochrome. They are used to indicate how many bits (up to 63 bits) of monochrome source data should be discarded from the end of each scan line's worth of valid or desired monochrome source data. These bits are normally used to clip monochrome source data from the right.

7-6 Reserved

These bits always return 0 when read.

5-0 Source Data Left Clipping

These six bits are used only when the source data is monochrome. They are used to indicate how many bits (up to 63 bits) of monochrome source data should be discarded from the beginning of each scan line's worth of valid or desired monochrome source data. These bits are normally used to clip the monochrome source data from the left.

BR04 BitBlt Control Register

Read/Write at memory space offset 0x400010h and/or 0xC00010h
Word or Doubleword accessible

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Status (0)	Reserved (000:0000:0)							Pattern Vert Align. (000)			Sol Pat (0)	Pat Dep (0)	Pat Mask (0)	Col Mask (0)	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Color-Based Write Mask (0)	Src Mask (0)	Src Dep (0)	Res (0)	Src Sel (0)	Starting Point Select (00)	Bit-Wise Operation Select (00h)									

31 BitBLT Engine Status

Note: This bit is read-only -- writes to this bit are ignored.

- 0 Indicates that the BitBLT is idle.
- 1 Indicates that the BitBLT is busy.

30-23 Reserved

These bits always return 0 when read.

22-20 Pattern Vertical Alignment

Specifies which scan line's worth (which of the 8 horizontal rows) of the 8x8 pattern will appear on the first scan line's worth of the data written to the destination. Depending upon the location of the destination, the upper left corner of the upper left tile of the pattern is usually aligned with the upper left corner of the block of data written to the destination. The BitBLT engine determines the horizontal alignment relative to the destination using the lower order bits of the destination address, however, the vertical alignment relative to the destination must be specified using these bits.

19 Solid Pattern Select

This bit applies only when the pattern data is monochrome. Bit 18 of this register specifies whether the pattern data is color or monochrome.

- 0 This causes normal operation with regard to the use of monochrome pattern data. If monochrome pattern data is to be used as an input, then the BitBLT engine proceeds with the process of reading and using monochrome pattern, as usual.
- 1 The BitBLT engine is forced to forgo the process of reading the pattern data. A presumption is made that all of the bits of the pattern data are set to 0, and the pattern operand for all bit-wise operations is forced to the background color specified in the Pattern/Source Expansion Background Color Register (BR01).

18 Pattern Color Depth

- 0 Specifies that the pattern data is in color, and therefore, has a color depth of 8, 16, or 24 bits per pixel.
- 1 Specifies that the pattern data is monochrome, and therefore, has a color depth of only 1 bit per pixel.

BR04 BitBLT Control Register (continued)

17 Monochrome Pattern Write-Masking

This bit applies only when the pattern data is monochrome. This bit enables a form of per-pixel write-masking in which monochrome pattern data is used a pixel mask that controls which pixels at the destination will be written to by the BitBLT engine. Bit 18 of this register specifies whether the pattern data is color or monochrome.

- 0 This causes normal operation of the BitBLT engine with regard to the use of monochrome pattern data.
- 1 Wherever a bit in monochrome pattern data carries the value of 0, the byte(s) of the corresponding pixel at the destination are simply not written, thereby preserving any data already carried by those bytes.

16-14 Color-Comparison Write-Masking

These bits select and enable various forms of per-pixel write-masking based on the results of different comparisons between colors.

Bit 16 15 14	Form of Per-Pixel Write-Masking Selected
x x 0	No form of per-pixel write-masking based on the results of any comparisons between colors takes place.
0 0 1	The background color specified for use in the color expansion of monochrome source data is compared to the color resulting from the bit-wise operation for the current pixel. If these two colors are NOT the same, then the byte(s) at the destination corresponding to the current pixel are written with the result of the bit-wise operation.
0 1 1	The background color specified for use in the color expansion of monochrome source data is compared to the color specified by the byte(s) at the destination corresponding to the current pixel. If these two colors are NOT the same, then the byte(s) at the destination corresponding to the current pixel are written with the result of the bit-wise operation.
1 0 1	The background color specified for use in the color expansion of monochrome source data is compared to the color resulting from the bit-wise operation for the current pixel. If these two colors are the same, then the byte(s) at the destination corresponding to the current pixel are written with the result of the bit-wise operation.
1 1 1	The background color specified for use in the color expansion of monochrome source data is compared to the color specified by the byte(s) at the destination corresponding to the current pixel. If these two colors are the same, then the byte(s) at the destination corresponding to the current pixel are written with the result of the bit-wise operation.

13 Monochrome Source Write-Masking

This bit applies only when the source data is monochrome. This bit enables a form of per-pixel write-masking in which monochrome source data is used a pixel mask that controls which pixels at the destination will be written to by the BitBLT engine. Bit 12 of this register specifies whether the source data is color or monochrome.

- 0 This causes normal operation of the BitBLT engine with regard to the use of monochrome source data.
- 1 Wherever a bit in monochrome source data carries the value of 0, the byte(s) of the corresponding pixel at the destination are simply not written, thereby preserving any data already carried by those bytes.

BR04 BitBLT Control Register (continued)
12 Source Color Depth

- 0 Specifies that the source data is in color, and therefore, has a color depth of 8, 16, or 24 bits per pixel.
- 1 Specifies that the source data is in monochrome, and therefore, has a color depth of 1 bit per pixel. This setting should be used only if bit 8 of this register is set to 0.

11 Reserved

This bit always returns 0 when read.

10 Source Select

- 0 Configures the BitBLT engine to read the source data from the frame buffer at the location specified in the Source Address Register (BR06).
- 1 Configures the BitBLT engine to accept the source data from the host CPU. The host CPU provides the source data by performing a series of memory write operations to the BitBLT data port.

9-8 Starting Point Select

These two bits are used to select which of the four corners to use as the starting point in reading and writing graphics data in a BitBLT operation. Normally, the upper left corner is used. However, situations involving an overlap of source and destination locations (this usually occurs when the source and destination locations are both on-screen) often require the use of a different corner as a starting point. It should be remembered that the addresses specified for each piece of graphics data used in a BitBLT operation must point to the byte(s) corresponding to whichever pixel is at the selected starting point. If the starting point is changed, then these addresses must also be changed. See the appendix on the BitBLT engine for more information.

Bit 9 8	Corner Selected as the Starting Point
0 0	Upper Left Corner -- This is the default after reset.
0 1	Upper Right Corner
1 0	Lower Left Corner
1 1	Lower Right Corner

7-0 Bit-Wise Operation Select

These 8 bits are meant to be programmed with an 8-bit code that selects which one of 256 possible bit-wise operations is to be performed by the BitBLT engine during a BitBLT operation. These 256 possible bit-wise operations and their corresponding 8-bit codes are designed to be compatible with the manner in which raster operations are specified in the standard BitBLT parameter block normally used in the Microsoft® Windows™ environment, without translation. See the chapter on the BitBLT engine for more information.

BR05 Pattern Address Register

Read/Write at memory space offset 0x400014h and/or 0xC00014h

Word or Doubleword accessible

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved (0000:0000:0)								Pattern Address Bits 22-16 (xxx:xxxx)							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Pattern Address Bits 15-3 (xxxx:xxxx:xxxx:x)												Reserved (000)			

31-23 Reserved

These bits always return 0 when read.

22-3 Pattern Address

These 20 bits specify the starting address of the pattern data within the frame buffer as an offset from the beginning of the frame buffer to where the byte(s) for the first pixel of pattern data to be read are located.

The pattern data must be located on a pattern-size boundary within the frame buffer. The pattern is always an 8x8 array of pixels, and therefore, its size in bytes is dependent upon its pixel depth. The pixel depth may be 1 bit per pixel if the pattern is monochrome or it may be 8, 16, or 24 bits per pixel if the pattern is in color (the pixel depth of a color pattern must match the pixel depth to which the BitBLT engine has been set). Monochrome patterns require 8 bytes, therefore, the pattern data must start on a quadword boundary. Color patterns of 8, 16, and 24 bits per pixel color depth must start on 64-byte, 128-byte, and 256-byte boundaries, respectively.

Note: In the case of 24 bits per pixel, each scan line's worth (each row of 8 pixels) of pattern data takes up 32 consecutive bytes, not 24. The pattern data is formatted so that there is a contiguous block of 8 sets of 3 bytes, each set corresponding to one of the 8 pixels, followed by a contiguous block of the 8 extra bytes. When the BitBLT reads 24 bit-per-pixel pattern data, it will read only the first 24 bytes of each scan line's worth of data, picking up the 8 sets of 3 bytes for 8 pixels, and entirely ignoring the remaining 8 bytes.

2-0 Reserved

These bits always return 0 when read.

BR06 Source Address Register

Read/Write at memory space offset 0x400018h and/or 0xC00018h
 Word or Doubleword accessible

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved (0000:0000:0)									Source Address Bits 22-16 (xxx:xxxx)						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Source Address Bits 15-0 (xxxx:xxxx:xxxx:xxxx)															

Important: This register should never be read while the BitBLT engine is busy.

31-23 Reserved

These bits always return 0 when read.

22-0 Source Address

When the source data is located within the frame buffer, these 23 bits are used to specify the starting address of the source data within the frame buffer as an offset from the beginning of the frame buffer to where the byte(s) for the first pixel of source data to be read are located.

When the source data is provided by the host CPU through the BitBLT data port, and that source data is in color, only bits 2-0 are used, and the upper 20 bits are ignored. These lower 3 bits are used to indicate the position of the first valid byte within the first quadword of the source data.

When the source data is provided by the host CPU through the BitBLT data port, and that source data is monochrome, this register is entirely ignored by the BitBLT engine.

BR07 Destination Address Register

Read/Write at memory space offset 0x40001Ch and/or 0xC0001Ch

Word or Doubleword accessible

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved (0000:0000:0)								Destination Address Bits 22-16 (xxx:xxxx)							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Destination Address Bits 15-0 (xxxx:xxxx:xxxx:xxxx)															

Important: This register should never be read while the BitBLT engine is busy.

31-23 Reserved

These bits always return 0 when read.

22-0 Destination Address

These 23 bits specify the starting address of the destination data within the frame buffer as an offset from the beginning of the frame buffer to where the byte(s) for the first pixel to be read from or written to are located.

BR08 Destination Width & Height Register

Read/Write at memory space offset 0x400020h and/or 0xC00020h
 Word or Doubleword accessible

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved (000)				Destination Scan Line Height (0:0000:0000:0000)											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved (000)				Destination Byte Width (0:0000:0000:0000)											

Important: This register should never be read while the BitBLT engine is busy.

31-29 Reserved

These bits always return 0 when read.

28-16 Destination Scan Line Height

These 13 bits specify the height of the destination data in terms of the number of scan lines that are covered by the destination data.

15-13 Reserved

These bits always return 0 when read.

12-0 Destination Byte Width

These 13 bits specify the width of the destination data in terms of the number of bytes per scan line's worth of destination data. The number of pixels per scan line into which this value translates depends upon the color depth to which the BitBLT engine has been set.

BR09 Source Expansion Background Color Register

Read/Write at memory space offset 0x400024h and/or 0xC00024h

Word or Doubleword accessible

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved (0000:0000)								Source Expansion Background Color Bits 23-16 (xxxx:xxxx)							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Source Expansion Background Color Bits 15-0 (xxxx:xxxx:xxxx:xxxx)															

31-24 Reserved

These bits always return 0 when read.

23-0 Source Expansion Background Color Bits 23-0

These bits may or may not be used to provide the one, two, or three bytes worth of color data that select the background color to be used in the color expansion of monochrome source data, depending upon the setting of bit 27 of the Monochrome Source Control Register (BR03). When bit 27 of the Monochrome Source Control Register is set so that this register is involved in the color expansion of monochrome source data, then the Pattern/Source Expansion Background Color Register (BR01) is used to perform the identical function for monochrome pattern data, only.

Whether one, two, or three bytes worth of color data is needed depends upon the color depth to which the BitBLT engine has been set through the BitBLT Configuration Register (XR20). For a color depth of 24bpp, 16bpp, and 8bpp, bits 23-0, 15-0 and 7-0, respectively, of this register are used.

BR0A Source Expansion Foreground Color Register

Read/Write at memory space offset 0x400028h and/or 0xC00028h

Word or Doubleword accessible

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved (0000:0000)								Source Expansion Foreground Color Bits 23-16 (xxxx:xxxx)							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Source Expansion Foreground Color Bits 15-0 (xxxx:xxxx:xxxx:xxxx)															

31-24 Reserved

These bits always return 0 when read.

23-0 Source Expansion Foreground Color Bits 23-0

These bits may or may not be used to provide the one, two, or three bytes worth of color data that select the foreground color to be used in the color expansion of monochrome source data, depending upon the setting of bit 27 of the Monochrome Source Control Register (BR03). When bit 27 of the Monochrome Source Control Register is set so that this register is involved in the color expansion of monochrome source data, then the Pattern/Source Expansion Foreground Color Register (BR02) is used to perform the identical function for monochrome pattern data, only.

Whether one, two or three bytes worth of color data is needed depends upon the color depth to which the BitBLT engine has been set through the BitBLT Configuration Register (XR20). For a color depth of 24bpp, 16bpp, and 8bpp, bits 23-0, 15-0 and 7-0, respectively, of this register are used.

This page intentionally left blank.

CHAPTER 13

EXTENSION REGISTERS

This page intentionally left blank.

13.0 EXTENSION REGISTERS

13.1 BASIC SYSTEM CONFIGURATION

XR00 Vendor ID Low

Read Only at I/O Address 3D7h

7	6	5	4	3	2	1	0
Vendor ID [7:0]							

7-0 Vendor ID[7:0] = 2Ch

XR01 Vendor ID High

Read Only at I/O Address 3D7h

7	6	5	4	3	2	1	0
Vendor ID [15:8]							

7-0 Vendor ID [15:8] = 10h

XR02 Device ID Low

Read Only at I/O Address 3D7h

7	6	5	4	3	2	1	0
Device ID [7:0]							

7-0 Device ID[7:0] = E4h

XR03 Device ID High

Read Only at I/O Address 3D7h

7	6	5	4	3	2	1	0
Device ID [7:0]							

7-0 Device ID[15:8] = 00h**XR04 Revision ID**

Read Only at I/O Address 3D7h

7	6	5	4	3	2	1	0
Revision ID [7:0]							

7-0 Revision ID = ??h**XR05 Linear Base Address Low**

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Base Addr LSB	Reserved (000-0000)						

7 Base Address LSBs

XR06[7:0], XR05[7] specify the base address for the Linear Frame Buffer

6-0 Reserved (000-0000)

XR06 Linear Base Address High

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Base Address MSBs							

7-0 Base Address MSBs

XR06[7:0], XR05[7] specify the base address for the Linear Frame Buffer

XR08 Configuration

Read Only at I/O Address 3D7h

7	6	5	4	3	2	1	0
Reserved (0000-00)						PCI VGA Addr Enbl	Bus Type

7-2 Reserved (0000-00)

1 PCI VGA Address Decode Enable

- 0 Disable address decoding for PCI bus
- 1 Enable address decoding for PCI bus

0 Bus Type

- 0 VL
- 1 PCI

XR09 I/O Control

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Palette Wr Shadow	Reserved (000-00)					Attr Cntl Ext Enbl	CRT Cntl Ext Enbl

7 Palette Write Shadow (VL only)

- 0 Generate internal Palette write. Respond with LDEV# and LRDY#
- 1 Generate internal Palette write. Do not respond with LDEV# / LRDY#

6-2 Reserved (000-00)**1 Attribute Controller Extensions Enable**

- 0 Disable (default)
- 1 Enable Attribute Controller extensions

0 CRT Controller Extensions Enable

- 0 Disable (default)
- 1 Enable CRTC extensions

Index and Data of the Attribute Controller registers are accessible at 3C0h in standard VGA. When the Attribute Controller Extensions are enabled, Index and Data are accessible at addresses 3C0h and 3C1h, respectively.

XR0A Address Mapping

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Reserved (00)		Endian Swap Control		Reserved (0)	Packed Mode Enbl	Linear Mapping	Page Mapping

7-6 Reserved (00)

5-4 Endian Swap Control

- 00 No byte swapping (default)
- 01 Byte 0 <> Byte 1 , Byte 2 <> Byte 3
- 10 Byte 0 <> Byte 3 , Byte 1 <> Byte 2
- 11 Reserved

3 Reserved (0)

2 Packed Mode Enable

- 0 Address and data translation are based register settings (default)
 - 1 Forced extended pack pixel address translation.
- In page mapping mode, register GR06 selects the video memory address.

1 Linear Mapping (VL & PCI)

- 0 Disable (default)
- 1 Enable Linear Mapping

0 Page Mapping

- 0 Disable (default)
- 1 Enable Page Mapping

This mode allows the mapping of the 8MB address space through the [A0000:FFFFFF] window, which defines a 64KB page. An internal address is generated using XR0E[6:0] as the address line [22:16] extension to A[15:2]. XR0E[6:0] acts as a page selector.

XR0B Burst Write mode

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Reserved (0000)				Font Exp Buff	Burst FIFO Depth	Reserved (0)	PCI Burst Enable

7-4 Reserved (0000)**3 Font Expansion Buffer Depth**

- 0 Burst FIFO is always 8 or 4 deep as specified by XR0B[2] (default)
- 1 Limit Burst FIFO during font expansion to 1-deep

2 Burst FIFO Depth

- 0 Burst FIFO is 8-deep (default)
- 1 Burst FIFO is 4-deep

1 Reserved (0)**0 PCI Burst Enable**

- 0 Disable (default)
- 1 Enable PCI Burst

XR0E Page Selector

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Resrvd (0)	Page Select						

7 Reserved (0)**6-0 Page Select**

Selects a 64KB window within an 8MB address space when Page Mapping is enabled (XR0A[0]=1).

13.2 BitBLT ENGINE CONTROL REGISTER

XR20 BitBLT Configuration Control

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Reserved (00)		Color Expansion Mode		Reserved (00)		S/W Reset	BitBLT

7-6 Reserved (00)

5-4 Color Expansion Mode

- 00 8-bit per pixel (default)
- 01 16-bit per pixel
- 10 24-bit per pixel
- 11 Reserved

3-2 Reserved (00)

1 Software Reset

- 0 Normal Operation (default)
- 1 Reset

0 BitBLT Status

- 0 Idle (default)
- 1 Busy

13.3 MEMORY CONFIGURATION

XR40 DRAM Access Control Register

Read/Write at I/O address 3D7h with 3D6h set to index 40h

7	6	5	4	3	2	1	0
Reserved (Writeable)			Extended Text	Reserved (Writeable)		Address Wrap	Memory Access

7-5 Reserved (Writeable)

These bits should always be written with the value of 0.

4 Extended Text

- 0 Selects standard VGA text support. This is the default after reset.
- 1 Selects extended VGA text support. This causes the manner in which text and fonts are stored in the frame buffer to be rearranged from the VGA standard in order to achieve maximum DRAM page mode hit rates.

3-2 Reserved (Writeable)

These bits should always be written with the value of 0.

1 Address Wrap

- 0 Only bits 0 through 17 of the memory address decode are used, causing the memory address to wrap at 256K for all memory accesses either through the VGA porthole or linearly.
- 1 All memory address bits are used, allowing access to all of the memory up to 4MB.

0 GUI Mode

- 0 Selects the use of 16-bit accesses to memory to accommodate the standard VGA modes and extended resolution modes with 4-bit color. This is the default after reset.
- 1 Selects the use of 64-bit accesses to memory to accommodate high resolution modes.

XR41 DRAM Type Register

Read/Write at I/O address 3D7h with 3D6h set to index 41h

7	6	5	4	3	2	1	0
Reserved (Writeable)						DRAM Type	

7-2 Reserved (Writeable)

These bits should always be written with the value of 0.

1-0 DRAM Type

- 00 Conventional Fast-Page-Mode (FPM) DRAM
- 01 Extended Data-Out (EDO) DRAM
- 10 Reserved
- 11 Reserved

XR42 DRAM Configuration Register

Read/Write at I/O address 3D7h with 3D6h set to index 42h

7	6	5	4	3	2	1	0
Reserved (Writeable)			Byte Ctrl	Reserved (Writeable)		Column Address Width	

7-5 Reserved (Writeable)

These bits should always be written with the value of 0.

4 Byte Control

- 0 Selects the use of a #CAS signal per byte. This is the default after reset.
- 1 Selects the use of a #WE signal per byte.

Note: The functions of one or more #CAS and/or #WE output signals from the 65554 are changed by the setting of this bit. See the chapter describing the pinout for further details.

3-2 Reserved (Writeable)

These bits should always be written with the value of 0.

1-0 Column Address Width

- 00 8-bit wide column address. AA0-AA7 are used during CAS cycle
- 01 9-bit wide column address. AA0-AA8 are used during CAS cycle
This is the default after reset.
- 10 Reserved
- 11 Reserved

XR43 DRAM Interface

Read/Write at I/O address 3D7h with 3D6h set to index 43h

7	6	5	4	3	2	1	0
Reserved (Writeable)		Memory Width		Split RAS Enable	Reserved (Writeable)		

7-6 Reserved (Writeable)

These bits should always be written with the value of 0.

5-4 Memory Width

These bits select the width of the data path to be used in accessing the frame buffer memory.

Bit 5	Bit 4	Memory Interface Data Bus Width Selected
0	0	32-bit - This is the default after reset.
0	1	64-bit
1	0	Reserved
1	1	Reserved

3 Split RAS Enable

- 0 This causes both RAS0 and RAS1 to function identically. This is the default after reset.
- 1 This causes the selection and use of either RAS0 or RAS1 to be dependent upon either the 18th or 19th bit of the frame buffer address, depending upon whether a 32-bit or a 64-bit memory interface data bus width is selected using bits 5 and 4 of this register.

This feature was added to increase the number of possible memory configurations that could be supported by the 65554, including the use of a single bank of 512K-deep DRAM's.

2-0 Reserved (Writeable)

This bit should always be written with the value of 0.

XR44 DRAM Timing Register

Read/Write at I/O Address 3D7h with 3D6h set to Index 44h

7	6	5	4	3	2	1	0
Shortened RAS Cycle	Reserved (Writeable)						

7 Shortened RAS Cycle

0 Sets tRCD = 2.5 MCLKs. This is the default after reset.

1 Sets tRCD = 1.5 MCLKs.

Note: This bit applies only to the 65554 revision ES1.0 and later. This bit is not used in earlier revisions of the 65554.

6-0 Reserved (Writable)

These bits should always be written with the value of 0.

13.4 PIN CONTROL REGISTERS

XR60 Video Pin Control

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Reserved (0)	PCLK	Blank Pin Polarity	Blank Pin Source	Pixel Data Port	Pixel Data Port	Video Connector Mode	

7 Reserved (0)

6 PCLK Pin Source

- 0 DCLK (default)
- 1 DCLK/2

5 Blank Pin Polarity

- 0 Negative (default)
- 1 Positive

4 Blank Pin Source

- 0 Select Y Enable
- 1 Select Display Enable

3 Pixel Data Port (PD[15:8]) Enable

- 0 Pixel Data is input (default)
- 1 Pixel Data is output

2 Pixel Data Port (PD[7:0]) Enable

- 0 Pixel Data is input (default)
- 1 Pixel Data is output

1-0 Video Connector Mode

- 00 Video Connector Disable (default)
- 01 Standard VGA Feature Connector
- 10 VESA Advanced Feature Connector
- 11 ZV Style Feature Connector

XR61 DDC Sync Select

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Reserved (0)	VSYNC Powerdown	HSYNC Powerdown	Powerdown State	VSYNC Control	VSYNC Data	HSYNC Control	HSYNC Data

7 Reserved (0)

6 VSYNC Powerdown control

- 0 XR61 bit 2 is output on the VSYNC pin (default)
- 1 Internal power sequencing clock is output on the VSYNC pin.

5 HSYNC Powerdown control

- 0 XR61 bit 0 is output on the HSYNC pin (default)
- 1 Internal power sequencing clock is output on the HSYNC pin.

4 HSYNC/VSYNC Powerdown State

- 0 Tri-state in standby & panel off mode (default)
- 1 Driven during standby & panel off mode. Must be programmed to DPMS standby or suspend before going to standby or panel off mode.

3 VSYNC Control

- 0 Normal VSYNC (default)
- 1 Output, controlled by bit 2 below.

2 VSYNC Data

1 HSYNC Control

- 0 Normal HSYNC (default)
- 1 Output, controlled by bit 0 below

0 HSYNC Data

XR62 GPIO Control

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Reserved				DDDK Dir	DDCA Dir	Reserved (0)	

7-4 Reserved

3 Direction Control for DDCK (GPIO3)

- 0 Pin is an input (default)
- 1 Pin is an output

2 Direction Control for DDDA (GPIO2)

- 0 Pin is an input (default)
- 1 Pin is an output

1-0 Reserved (0)

See FR0C for GPIO0 and GPIO1 control.

XR63 GPIO Data

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Reserved				DDCK Data	DDDA Data	GPIO [1:0] Data	

7-4 Reserved

3 DDCK Data (DDC Clock) (GPIO3)

2 DDDA Data (DDC Data) (GPIO2)

1-0 GPIO[1:0] Data

XR67 Pin Tri-State Control

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Reserved (00000)					LDEV Sus State	3-State Video	3-State Memory

7-3 Reserved (00000)

2 LDEV Suspend State Control

- 0 Tri-state during suspend
- 1 Drive during suspend (state unknown at this time)

1 3-State Video Port Pins

- 0 Normal (default)
- 1 Tri-state

0 3-State Memory Interface Pins

- 0 Normal (default)
- 1 Tri-state

XR70 Configuration Pin 0 Register

Read Only at I/O Address 3D7h with 3D6h set to Index 70h

7	6	5	4	3	2	1	0
AA7 (x)	AA6 (x)	AA5 (x)	AA4 (x)	AA3 (x)	AA2 (x)	AA1 (x)	Reserved (1)

The bits of this register indicate the state of each of these pins at the time the graphics controller is reset.

During a reset, the graphics controller does not drive these pins, thereby allowing them to either be pulled high by relatively weak internal resistors, or to be pulled low by external resistors (4.7K recommended). Instead, during reset, the graphics controller latches the state of these pins, and the latched values are used by the graphics controller to provide a limited degree of hardware-based configuration of some features. Some of these latched values directly affect the hardware, while others are simply reflected in this register to be read by configuration software, usually the BIOS.

7 Memory Interface Address Pin AA7

- 0 Enables clock test mode.
- 1 Disables clock test mode.

Note: Clock test mode allows the internal clock synthesizers to be tested, by placing the output of the MCLK synthesizer on the ROMOE# pin (the pin used to drive the chip select pin of the BIOS ROM) and the output of the VCLK synthesizer on the PCLK pin (the clock pin used for the video data port).

6 Memory Interface Address Pin AA6

- 0 The ACTI and ENABKL outputs are forced to be tri-stated.
- 1 The ACTI and ENABKL outputs are permitted to function normally.

5 Memory Interface Address Pin AA5

Reserved.

No interpretation has been assigned to the state of this bit, and the hardware does not interpret the state of the corresponding pin during reset.

4 Memory Interface Address Pin AA4

- 0 The REFCLK and TCLK pins are used as inputs to receive MCLK and DCLK from an external source.
- 1 MCLK and DCLK are provided by the internal clock generators.

3 Memory Interface Address Pin AA3

Reserved.

No interpretation has been assigned to the state of this bit, and the hardware does not interpret the state of the corresponding pin during reset.

2 Memory Interface Address Pin AA2

Reserved.

No interpretation has been assigned to the state of this bit, and the hardware does not interpret the state of the corresponding pin during reset.

XR70 Configuration Pin 0 Register (continued)

1 Memory Interface Address Pin AA1

- 0 Indicates that VGA I/O Address decoding is disabled on the PCI Bus, so access to the registers via I/O Read and Write operations are disabled.
- 1 Indicates that VGA I/O Address decoding is enabled on the PCI Bus, so access to the registers via I/O Read and Write operations are enabled.

Note: The reset state of this pin is also readable via bit 1 of the Host Bus Configuration Register (XR08).

0 Reserved

This bit always returns the value of 1 when read.

XR71 Configuration Pin 1 Register

Read Only at I/O Address 3D7h with 3D6h set to Index 71h

7	6	5	4	3	2	1	0
MA7 (x)	MA6 (x)	MA5 (x)	MA4 (x)	MA3 (x)	MA2 (x)	AA9 (x)	AA8 (x)

The bits of this register indicate the state of each of these pins at the time the graphics controller is reset.

During a reset, the graphics controller does not drive these pins, thereby allowing them to either be pulled high by relatively weak internal resistors, or to be pulled low by external resistors (4.7K recommended). Instead, during reset, the graphics controller to provide a limited degree of hardware-based configuration of some features. Some of these latched values directly affect the hardware, while others are simply reflected in this register so as to be read by configuration software, usually the BIOS.

7 Memory Interface Data Pin MA7

Reserved.

No interpretation has been assigned to the state of this bit, and the hardware does not interpret the state of the corresponding pin during reset.

6 Memory Interface Data Pin MA6

Reserved for BIOS use as bit 3 of a 4-bit code specifying the panel type.

5 Memory Interface Data Pin MA5

Reserved for BIOS use as bit 2 of a 4-bit code specifying the panel type.

4 Memory Interface Data Pin MA4

Reserved for BIOS use as bit 1 of a 4-bit code specifying the panel type.

3 Memory Interface Data Pin MA3

Reserved for BIOS use as bit 0 of a 4-bit code specifying the panel type.

2 Memory Interface Data Pin MA2

Reserved.

Pin MA2 should never be pulled to ground with an external resistor.

1 Memory Interface Address Pin AA9

Reserved.

No interpretation has been assigned to the state of this bit, and the hardware does not interpret the state of the corresponding pin during reset.

0 Memory Interface Address Pin AA8

This bit exists as a way to configure the graphics controller for the voltage level at which the core is to be powered. Pin AA8 should always be pulled to ground with an external resistor so that this bit is always at the value of 0.

13.5 PIXEL PIPELINE CONTROL

XR80 Pixel Pipeline Configuration 0

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
8-Bit DAC	Pixel Stream	Pixel Averaging	Hrdwr Curs 1 Display	Extended Status	FP Overscan	CRT Overscan	Palette Addressing

7 8-Bit DAC Enable

- 0 6-bit DAC (default)
- 1 8-bit DAC

6 Pixel Stream Select

- 0 DAC input is P0 pixel stream (default)
- 1 DAC input is P1 stream

5 Enable Pixel Averaging (FP only)

- 0 Disable Averaging (default)
- 1 Enable Averaging. Causes a replicated pixel to be averaged with the next following pixel during horizontal expansion (see FR41).

4 Hardware Cursor 1 Display Enable

- 0 Disables the display of hardware cursor 1. This is the default after reset.
- 1 Enables the display of hardware cursor 1.

3 Enable Extended Status Read Mode

- 0 Disable (default)
- 1 With this bit enabled, the status of the internal state machines and values of the red and green data in the input holding register through the normal DAC register ports is available. The register ports are redefined as follows when this bit is set:

DACMASK	Returns red input data holding value
DACWX	Returns green input data holding value
DACSTATE	Returns the status of the internal state machines in bits [7:2]

2 FP Overscan Color

- 0 Disable (default)
- 1 Enable Protected Flat Panel Overscan Color (Overscan[1])

1 CRT Overscan Color

- 0 Disable (default)
- 1 Enable Protected CRT Overscan Color (Overscan[0])

0 Palette Addressing

- 0 Disable (default)
- 1 Enable Extended Palette Addressing (Enables access to all 8 locations)

XR81 Pixel Pipeline Configuration 1

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Reserved (000)			CRT Control	Display Color Mode			

7-5 Reserved (000)

4 CRT Control Signal Delay

- 0 CRT Display Enable and CRT Blank are delayed for standard VGA compatibility. (default)
- 1 CRT Display Enable and CRT Blank are not delayed.

This bit affects CRT Display enable and CRT Blank signal delay with respect to CRT HSYNC and CRT VSYNC when the standard VGA pixel pipeline is used by CRT display engine (FR01[0] = 1). When FP display engine is enabled (FR01[1] = 1) then this bit will be ignored and Display enable and Blank will not be delayed. This bit should be reset for standard VGA modes and should be set for all extended VGA modes.

3-0 Display Color Mode

- 0000 CRT standard VGA text and graphics mode and 1-bit/2-bit/4-bit packed graphics mode. (Default)
- 0001 Reserved
- 0010 CRT 8-bit packed extended graphics mode
- 0011 Reserved
- 0100 CRT 16-bit packed (5-5-5) extended graphics mode (Targa compatible)
- 0101 CRT 16-bit packed (5-6-5) extended graphics mode (XGA compatible)
- 0110 CRT 24-bit extended graphics mode compressed.
- 0111 CRT 24-bit extended graphics mode uncompressed. In this mode, pixels are stored only on the lower three bytes (plane 0,1,2) of each double word and the most significant byte of each double word (plane 3) is not used.

XR82 Pixel Pipeline Configuration 2

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Reserved (0000)				Graphics Gamma	Video Gamma	Composite Sync	RAMDAC

7-4 Reserved (0000)

3 Graphics Gamma Enable

- 0 16 and 24 BPP graphics data bypasses palette. (default)
- 1 16 and 24 BPP graphics data goes through palette

2 Video Gamma Enable

- 0 Video data bypasses palette (default)
- 1 Video data goes through palette.

1 Composite Sync on Green

- 0 No Composite sync on green (default)
- 1 Composite sync on green

0 Blank Pedestal Enable (RAMDAC)

- 0 Disable (default)
- 1 Enable

13.6 HARDWARE CURSOR 1 & 2

XRA0 Cursor 1 Control Register

Read/Write at I/O address 3D7h with 3D6h set to index A0h

7	6	5	4	3	2	1	0
Cursor 1 Blink Enbl	Cursor 1 Ver. Stretch	Cursor 1 Hor. Stretch	Coord. Origin Select	Vertical Ext. Enable	Cursor 1 Mode Select		

7 Cursor 1 Blink Enable

- 0 Disables blinking. This is the default after reset.
- 1 Enables blinking. Blinking rate set in register FR19.

6 Cursor 1 Vertical Stretching Enable

- 0 Disables vertical stretching for cursor 1. This is the default after reset.
- 1 Enables vertical stretching for cursor 1.

Note: Just as is the case with the vertical stretching for the main display image, vertical stretching for cursor 1 applies only to flat panel displays.

5 Cursor 1 Horizontal Stretching Enable

- 0 Disables horizontal stretching for cursor 1. This is the default after reset.
- 1 Enables horizontal stretching for cursor 1.

Note: Just as is the case with the horizontal stretching for the main display image, horizontal stretching for cursor 1 applies only to flat panel displays.

4 Cursor 1 Coordinate System Origin Select

- 0 Selects the outermost upper left-hand corner of the screen border as the origin for the coordinate system used to position cursor 1. This is the default after reset.
- 1 Selects the upper left-hand corner of the active display area as the origin for the coordinate system used to position cursor 1.

XRA0 Cursor 1 Control Register (continued)**3 Cursor 1 Vertical Extension Enable**

- 0 Disables the vertical extension feature for cursor 1. This is the default after reset.
- 1 Enables the vertical extension feature for cursor 1, thereby permitting the height of cursor 1 may be specified independently of its mode selection through the use of the Cursor 1 Vertical Extension Register (XRA1).

2-0 Cursor 1 Mode Select

These three bits select the mode for cursor 1. See the chapter on hardware cursor and popup for more details concerning the cursor modes.

Bit 2	Bit 1	Bit 0	Cursor Mode Selected
0	0	0	Cursor 1 is disabled. This is the default after reset.
0	0	1	32x32 2bpp AND/XOR 2-plane mode
0	1	0	128x128 1bpp 2-color mode
0	1	1	128x128 1bpp 1-color and transparency mode
1	0	0	64x64 2bpp 3-color and transparency mode
1	0	1	64x64 2bpp AND/XOR 2-plane mode
1	1	0	64x64 2bpp 4-color mode
1	1	1	Reserved

XRA1 Cursor 1 Vertical Extension Register

Read/Write at I/O address 3D7h with 3D6h set to index A1h

7	6	5	4	3	2	1	0
Cursor 1 Vertical Extension							

7-0 Cursor 1 Vertical Extension

When the vertical extension feature for cursor 1 is enabled by setting bit 3 of the Cursor 1 Control Register (XRA0) to 1, these 8 bits of this register are used to specify the height of cursor 1 in scan lines. The number of scan lines must be a multiple of four.

This register should be programmed with a value derived from the following equation:

$$\text{value} = ((\text{number of scan lines}) \div 4) - 1$$

XRA2 Cursor 1 Base Address Low Register

Read/Write at I/O address 3D7h with 3D6h set to index A2h

7	6	5	4	3	2	1	0
Cursor 1 Base Address Bits 15-12				Cursor 1 Pattern Select			

7-4 Cursor 1 Base Address Bits 15-12

These four bits provide part of a 22-bit value that specifies the offset from the beginning of the frame buffer memory space where the 4KB cursor data space for cursor 1 is to be located. The six most-significant bits of this 22-bit value are supplied by the Cursor 1 Base Address High Register (XRA3).

3-0 Cursor 1 Pattern Select

These four bits allow 1 of up to as many as 16 possible patterns contained in the cursor data space for cursor 1 to be selected to be displayed.

The actual number of patterns depends on the size of each pattern, since the cursor data space is limited to a total of 4KB in size. The size of each pattern depends, at least in part, on the choice of cursor mode. See the chapter on hardware cursor and popup for more details concerning the cursor modes.

XRA3 Cursor 1 Base Address High Register

Read/Write at I/O address 3D7h with 3D6h set to index A3h

7	6	5	4	3	2	1	0
Reserved		Cursor 1 Base Address Bits 21-16					

7-6 Reserved

These bits always have the value of 0 when read.

3-0 Cursor 1 Base Address Bits 21-16

These six bits provide the six most significant bits of a 22-bit value that specifies the offset from the beginning of the frame buffer memory space where the 4KB cursor data space for cursor 1 is to be located. The four next most-significant bits of this 22-bit value are supplied by the Cursor 1 Base Address Low Register (XRA2).

XRA4 Cursor 1 X-Position Low Register

Read/Write at I/O address 3D7h with 3D6h set to index A4h

7	6	5	4	3	2	1	0
Cursor 1 X-Position Magnitude Bits 7-0							

7-0 Cursor 1 X-Position Magnitude Bits 7-0

This register provides the eight least significant magnitude bits of a signed 12-bit value that specifies the horizontal position of cursor 1. The three most significant magnitude bits and the sign bit of this value are provided by bits 2-0 and bit 7, respectively, of the Cursor 1 X-Position High Register (XRA5).

XRA5 Cursor 1 X-Position High Register

Read/Write at I/O address 3D7h with 3D6h set to index A5h

7	6	5	4	3	2	1	0
X-Pos Sign Bit	Reserved				Cursor 1 X-Position Magnitude Bits 10-8		

7 Cursor 1 X-Position Sign Bit

This bit provides the sign bit of a signed 12-bit value that specifies the horizontal position of cursor 1. The magnitude bits are provided by the Cursor 1 X-Position Low Register (XRA4) and bits 2-0 of this register.

6-3 Reserved

2-0 Cursor 1 X-Position Magnitude Bits 10-8

These three bits provide the three most significant magnitude bits of a signed 12-bit value that specifies the horizontal position of cursor 1. The eight least significant magnitude bits of this value are provided by bits 7-0 of the Cursor 1 X-Position Low Register (XRA4). The sign bit is provided by bit 7 of this register.

XRA6 Cursor 1 Y-Position Low Register

Read/Write at I/O address 3D7h with 3D6h set to index A6h

7	6	5	4	3	2	1	0
Cursor 1 Y-Position Magnitude Bits 7-0							

7-0 Cursor 1 Y-Position Magnitude Bits 7-0

This register provides the eight least significant magnitude bits of a signed 12-bit value that specifies the vertical position of cursor 1. The three most significant magnitude bits and the sign bit of this value are provided by bits 2-0 and bit 7, respectively, of the Cursor 1 Y-Position High Register (XRA7).

XRA7 Cursor 1 Y-Position High Register

Read/Write at I/O address 3D7h with 3D6h set to index A7h

7	6	5	4	3	2	1	0
Y-Pos Sign Bit	Reserved				Cursor 1 Y-Position Magnitude Bits 10-8		

7 Cursor 1 Y-Position Sign Bit

This bit provides the sign bit of a signed 12-bit value that specifies the horizontal position of cursor 1. The magnitude bits are provided by the Cursor 1 Y-Position Low Register (XRA6) and bits 2-0 of this register.

6-3 Reserved

2-0 Cursor 1 Y-Position Magnitude Bits 10-8

These three bits provide the three most significant magnitude bits of a signed 12-bit value that specifies the horizontal position of cursor 1. The eight least significant magnitude bits of this value are provided by bits 7-0 of the Cursor 1 Y-Position Low Register (XRA6). The sign bit is provided by bit 7 of this register.

XRA8 Cursor 2 Control Register

Read/Write at I/O address 3D7h with 3D6h set to index A8h

7	6	5	4	3	2	1	0
Cursor 2 Blink Enbl	Cursor 2 Vert Stretch	Cursor 2 Hor Stretch	Coord. Origin Select	Vertical Ext Enable	Cursor 2 Mode Select		

7 Cursor 2 Blink Enable

- 0 Disables blinking. This is the default after reset.
- 1 Enables blinking. Blinking rate set in register FR19.

6 Cursor 2 Vertical Stretching Enable

- 0 Disables vertical stretching for cursor 2. This is the default after reset.
- 1 Enables vertical stretching for cursor 2.

Note: Just as is the case with the vertical stretching for the main display image, vertical stretching for cursor 2 applies only to flat panel displays.

5 Cursor 2 Horizontal Stretching Enable

- 0 Disables horizontal stretching for cursor 2. This is the default after reset.
- 1 Enables horizontal stretching for cursor 2.

Note: Just as is the case with the horizontal stretching for the main display image, horizontal stretching for cursor 2 applies only to flat panel displays.

4 Cursor 2 Coordinate System Origin Select

- 0 Selects the outermost upper left-hand corner of the screen border as the origin for the coordinate system used to position cursor 2. This is the default after reset.
- 1 Selects the upper left-hand corner of the active display area as the origin for the coordinate system used to position cursor 2.

XRA8 Cursor 2 Control Register (continued)

3 Cursor 2 Vertical Extension Enable

- 0 Disables the vertical extension feature for cursor 2. This is the default after reset.
- 1 Enables the vertical extension feature for cursor 2, thereby permitting the height of cursor 2 may be specified independently of its mode selection through the use of the Cursor 2 Vertical Extension Register (XRA9).

2-0 Cursor 2 Mode Select

These three bits select the mode for cursor 2. See the chapter on hardware cursor and popup for more details concerning the cursor modes.

Bit 2	Bit 1	Bit 0	Cursor Mode Selected
0	0	0	Cursor 2 is disabled. This is the default after reset.
0	0	1	32x32 2bpp AND/XOR 2-plane mode
0	1	0	128x128 1bpp 2-color mode
0	1	1	128x128 1bpp 1-color and transparency mode
1	0	0	64x64 2bpp 3-color and transparency mode
1	0	1	64x64 2bpp AND/XOR 2-plane mode
1	1	0	64x64 2bpp 4-color mode
1	1	1	Reserved

XRA9 Cursor 2 Vertical Extension Register

Read/Write at I/O address 3D7h with 3D6h set to index A9h

7	6	5	4	3	2	1	0
Cursor 2 Vertical Extension							

7-0 Cursor 2 Vertical Extension

When the vertical extension feature for cursor 2 is enabled by setting bit 3 of the Cursor 2 Control Register (XRA0) to 1, these 8 bits of this register are used to specify the height of cursor 2 in scan lines. The number of scan lines must be a multiple of four.

This register should be programmed with a value derived from the following equation:

$$\text{value} = ((\text{number of scan lines}) \div 4) - 1$$

XRAA Cursor 2 Base Address Low Register

Read/Write at I/O address 3D7h with 3D6h set to index AAh

7	6	5	4	3	2	1	0
Cursor 2 Base Address Bits 15-12				Cursor 2 Pattern Select			

7-4 Cursor 2 Base Address Bits 15-12

These four bits provide part of a 22-bit value that specifies the offset from the beginning of the frame buffer memory space where the 4KB cursor data space for cursor 2 is to be located. The six most-significant bits of this 22-bit value are supplied by the Cursor 2 Base Address High Register (XRAB).

3-0 Cursor 2 Pattern Select

These four bits allow 1 of up to as many as 16 possible patterns contained in the cursor data space for cursor 2 to be selected to be displayed.

The actual number of patterns depends on the size of each pattern, since the cursor data space is limited to a total of 4KB in size. The size of each pattern depends, at least in part, on the choice of cursor mode. See the chapter on hardware cursor and popup for more details concerning the cursor modes.

XRAB Cursor 2 Base Address High Register

Read/Write at I/O address 3D7h with 3D6h set to index ABh

7	6	5	4	3	2	1	0
Reserved		Cursor 2 Base Address Bits 21-16					

7-6 Reserved

These bits always have the value of 0 when read.

3-0 Cursor 2 Base Address Bits 21-16

These six bits provide the six most significant bits of a 22-bit value that specifies the offset from the beginning of the frame buffer memory space where the 4KB cursor data space for cursor 2 is to be located. The four next most-significant bits of this 22-bit value are supplied by the Cursor 2 Base Address Low Register (XRAA).

XRAC Cursor 2 X-Position Low Register

Read/Write at I/O address 3D7h with 3D6h set to index ACh

7	6	5	4	3	2	1	0
Cursor 2 X-Position Magnitude Bits 7-0							

7-0 Cursor 2 X-Position Magnitude Bits 7-0

This register provides the eight least significant magnitude bits of a signed 12-bit value that specifies the horizontal position of cursor 2. The three most significant magnitude bits and the sign bit of this value are provided by bits 2-0 and bit 7, respectively, of the Cursor 2 X-Position High Register (XRAD).

XRAD Cursor 2 X-Position High Register

Read/Write at I/O address 3D7h with 3D6h set to index ADh

7	6	5	4	3	2	1	0
X-Pos Sign Bit	Reserved				Cursor 2 X-Position Magnitude Bits 10-8		

7 Cursor 2 X-Position Sign Bit

This bit provides the sign bit of a signed 12-bit value that specifies the horizontal position of cursor 2. The magnitude bits are provided by the Cursor 2 X-Position Low Register (XRAC) and bits 2-0 of this register.

6-3 Reserved

2-0 Cursor 2 X-Position Magnitude Bits 10-8

These three bits provide the three most significant magnitude bits of a signed 12-bit value that specifies the horizontal position of cursor 2. The eight least significant magnitude bits of this value are provided by bits 7-0 of the Cursor 2 X-Position Low Register (XRAC). The sign bit is provided by bit 7 of this register.

XRAE Cursor 2 Y-Position Low Register

Read/Write at I/O address 3D7h with 3D6h set to index AEh

7	6	5	4	3	2	1	0
Cursor 2 Y-Position Magnitude Bits 7-0							

7-0 Cursor 2 Y-Position Magnitude Bits 7-0

This register provides the eight least significant magnitude bits of a signed 12-bit value that specifies the vertical position of cursor 2. The three most significant magnitude bits and the sign bit of this value are provided by bits 2-0 and bit 7, respectively, of the Cursor 2 Y-Position High Register (XRAF).

XRAF Cursor 2 Y-Position High Register

Read/Write at I/O address 3D7h with 3D6h set to index AFh

7	6	5	4	3	2	1	0
Y-Pos Sign Bit	Reserved				Cursor 2 Y-Position Magnitude Bits 10-8		

7 Cursor 2 Y-Position Sign Bit

This bit provides the sign bit of a signed 12-bit value that specifies the horizontal position of cursor 2. The magnitude bits are provided by the Cursor 2 Y-Position Low Register (XRAE) and bits 2-0 of this register.

6-3 Reserved

2-0 Cursor 2 Y-Position Magnitude Bits 10-8

These three bits provide the three most significant magnitude bits of a signed 12-bit value that specifies the horizontal position of cursor 2. The eight least significant magnitude bits of this value are provided by bits 7-0 of the Cursor 2 Y-Position Low Register (XRAE). Bit 7 provides the cursor position sign.

13.7 CLOCK CONTROL

XRC0 Video Clock 0 VCO M-Divisor

Read / Write at I/O Address 3D7h

The HiQV32 has four sets of programmable clocks: VCLK0, VCLK1, VCLK2 and MVLK. Each clock has its own XR register for M,N and P(Divisor) values and can be programmed independently. VCLK0 to VLCK2 have extra registers for M and N MSBs. VCLK0 and VCLK1 normally are programmed to 25.125Mhz and 28.322Mhz respectively (VGA compatible clocks), VCLK2 is used for non VGA modes.

The four clock data registers (XRC0-XRC3) are programmed with the loop parameters to be loaded into the clock synthesizer. The Memory and Video clock VCOs both have programmable registers.

The data written to these registers are calculated based on the reference frequency, the desired output frequency, and characteristic VCO constraints as described in the Functional Description. From the calculation, the M,N and P values are obtained.

The clock programming sequences is as following.

Data is written to registers M, and N, followed by a write to P (Divisor). The completion of the write to Divisor (P) causes data from all four registers is transferred to the VCO register file simultaneously and the new clock frequency will start. This prevents wild fluctuations in the VCO output during intermediate stages of a clock programming sequence.

7	6	5	4	3	2	1	0
VCO M-Divisor							

7-0 VCO M-Divisor

M-Divisor value calculated for the desired output frequency.

XRC1 Video Clock 0 VCO N-Divisor

Read / Write at I/O Address 3D7h

The three clock data registers (XRC0-XRC3) are programmed with the loop parameters to be loaded into the clock synthesizer. The Memory and Video clock VCOs both have programmable registers.

The data written to this register is calculated based on the reference frequency, the desired output frequency, and characteristic VCO constraints as described in the Functional Description.

Data is written to registers XRC0, XRC1, and XRC2 followed by a write to XRC3. The completion of the write to XRC2 causes data from all four registers is transferred to the VCO register file simultaneously. This prevents wild fluctuations in the VCO output during intermediate stages of a clock programming sequence.

7	6	5	4	3	2	1	0
VCO N-Divisor							

7-0 VCO N-Divisor

N-Divisor value calculated for the desired output frequency.

XRC2 Video Clock 0 VCO M/N-Divisor MSBs

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Reserved		VCO N-Divisor [9:8]		Reserved		VCO M-Divisor [9:8]	

7-6 Reserved

5-4 VCO N-Divisor[9:8]

3-2 Reserved

1-0 VCO M-Divisor[9:8]

XRC3 Video Clock 0 Divisor Select

Read / Write at I/O Address 3D7h

Video clock 0 becomes effective after programming this register.

7	6	5	4	3	2	1	0
Reserved (0)	Post Divisor Select			Reserved (0)	VCO Loop Divide	Reference Clock	Reference Divisor

7 Reserved (0)

6-4 Post Divisor Select

- 000 Divide by 1
- 001 Divide by 2
- 010 Divide by 4
- 011 Divide by 8
- 100 Divide by 16
- 101 Divide by 32
- 11x Reserved

3 Reserved (0)

2 VCO Loop Divide

- 0 Divided by 4
- 1 Divided by 16

1 Reference Clock Divide

- 0 Reference Clock is not divided
- 1 Reference Clock is divided by 5 (NTSC)

0 Reference Divisor Select

- 0 Divide by 4
- 1 Divide by 1

XRC4 Video Clock 1 VCO M-Divisor

Read / Write at I/O Address 3D7h

The four clock data registers (XRC4-XRC7) are programmed with the loop parameters to be loaded into the clock synthesizer. The Memory and Video clock VCOs both have programmable registers. The data written to this register is calculated based on the reference frequency, the desired output frequency, and characteristic VCO constraints as described in the Functional Description.

Data is written to registers XRC4, XRC5, and XRC6 followed by a write to XRC7. The completion of the write to XRC7 causes data from all four registers is transferred to the VCO register file simultaneously. This prevents wild fluctuations in the VCO output during intermediate stages of a clock programming sequence.

7	6	5	4	3	2	1	0
VCO M-Divisor [7:0]							

7-0 VCO M - Divisor [7:0]

XRC5 Video Clock 1 VCO N-Divisor

Read / Write at I/O Address 3D7h

The four clock data registers (XRC4-XRC7) are programmed with the loop parameters to be loaded into the clock synthesizer. The Memory and Video clock VCOs both have programmable registers.

The data written to this register is calculated based on the reference frequency, the desired output frequency, and characteristic VCO constraints as described in the Functional Description.

Data is written to registers XRC4, XRC5, and XRC6 followed by a write to XRC7. The completion of the write to XRC7 causes data from all four registers is transferred to the VCO register file simultaneously. This prevents wild fluctuations in the VCO output during intermediate stages of a clock programming sequence.

7	6	5	4	3	2	1	0
VCO N-Divisor [7:0]							

7-0 VCO N-Divisor[7:0]

XRC6 Video Clock 1 VCO M/N-Divisor MSBs

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Reserved (00)		VCO N-Divisor		Reserved (00)		VCO M-Divisor	

7-6 Reserved (00)

5-4 VCO N-Divisor [9:8]

3-2 Reserved (00)

1-0 VCO M-Divisor [9:8]

XRC7 Video Clock 1 Divisor Select

Read / Write at I/O Address 3D7h

Video clock 1 becomes effective after programming this register.

7	6	5	4	3	2	1	0
Reserved (0)	Post Divisor Select			Reserved (0)	VCO Loop Divide	Reference Clock	Reference Divisor

7 Reserved (0)

6-4 Post Divisor Select

- 000 Divide by 1
- 001 Divide by 2
- 010 Divide by 4
- 011 Divide by 8
- 100 Divide by 16
- 101 Divide by 32
- 110 Reserved
- 111 Reserved

3 Reserved (0)

2 VCO Loop Divide

- 0 Divided by 4*M in VCO divider
- 1 Divided by 16*M in VCO divider

1 Reference Clock divide

- 0 Reference Clock is not divided
- 1 Reference Clock is divided by 5 (NTSC)

0 Reference Divisor Select

- 0 Divide by 4
- 1 Divide by 1

XRC8 Video Clock 2 VCO M-Divisor

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
VCO M-Divisor [7:0]							

7-0 VCO M-Divisor [7:0]

The four clock data registers (XRC8-XRCB) are programmed with the loop parameters to be loaded into the clock synthesizer. The Memory and Video clock VCOs both have programmable registers.

The data written to this register is calculated based on the reference frequency, the desired output frequency, and characteristic VCO constraints as described in the Functional Description.

Data is written to registers XRC8, XRC9, and XRCA followed by a write to XRCB. The completion of the write to XRCB causes data from all four registers is transferred to the VCO register file simultaneously. This prevents wild fluctuations in the VCO output during intermediate stages of a clock programming sequence.

XRC9 Video Clock 2 VCO N-Divisor

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
VCO N-Divisor [7:0]							

7-0 VCO N-Divisor [7:0]

The four clock data registers (XRC8-XRCB) are programmed with the loop parameters to be loaded into the clock synthesizer. The Memory and Video clock VCOs both have programmable registers.

The data written to this register is calculated based on the reference frequency, the desired output frequency, and characteristic VCO constraints as described in the Functional Description.

Data is written to registers XRC8, XRC9, and XRCA followed by a write to XRCB. The completion of the write to XRC2 causes data from all four registers is transferred to the VCO register file simultaneously. This prevents wild fluctuations in the VCO output during intermediate stages of a clock programming sequence.

XRCA Video Clock 2 VCO M/N-Divisor MSBs

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Reserved (00)		VCO N-Divisor [9:8]		Reserved (00)		VCO M-Divisor [9:8]	

7-6 Reserved (00)**5-4 VCO N-Divisor[9:8]****3-2 Reserved (00)****1-0 VCO M-Divisor[9:8]**

XRCB Video Clock 2 Divisor Select

Read / Write at I/O Address 3D7h

Video clock 2 becomes effective after programming this register.

7	6	5	4	3	2	1	0
MCLK	Post Divisor Select			Reserved (0)	VCO Loop Divide	Reference Clock	Reference Divisor

7 Video Clock = MCLK

6-4 Post Divisor Select

- 000 Divide by 1
- 001 Divide by 2
- 010 Divide by 4
- 011 Divide by 8
- 100 Divide by 16
- 101 Divide by 32
- 110 Reserved
- 111 Reserved

3 Reserved (0)

2 VCO Loop Divide

- 0 Divided by 4*M in VCO divider
- 1 Divided by 16*M in VCO divider

1 Reference Clock Divide

- 0 Reference Clock is not divided
- 1 Reference Clock is divided by 5 (NTSC)

0 Reference Divisor Select

- 0 Divide by 4
- 1 Divide by 1

XRCC Memory Clock VCO M-Divisor

Read / Write at I/O Address 3D7h

Before programming this register, XRCE[7] should be set to zero to select the default memory clock.

7	6	5	4	3	2	1	0
Reserved (0)	VCO M-Divisor						

7 Reserved (0)

6-0 VCO M-Divisor

XRCD Memory Clock VCO N-Divisor

Read / Write at I/O Address 3D7h

Before programming this register, XRCE[7] should be set to zero to select the default memory clock.

7	6	5	4	3	2	1	0
Reserved	VCO N-Divisor						

7 Reserved

6-0 VCO N-Divisor

XRCE Memory Clock Divisor Select

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Memory Clock	Post Divisor Select			Reserved (000)			Ref Divisor

7 Memory Clock Select

- 0 Default (25.175 MHz)
- 1 Programmable

6-4 Post Divisor Select

- 000 Divide by 1
- 001 Divide by 2
- 010 Divide by 4
- 011 Divide by 8
- 100 Divide by 16
- 101 Divide by 32
- 110 Reserved
- 111 Reserved

3-1 Reserved (000)

0 Reference Divisor Select

- 0 Divide by 4
- 1 Divide by 1

XRCF Clock Configuration

Read Only at I/O Address 3D7h

7	6	5	4	3	2	1	0
Reserved (0000)				Power Sequencing	Video Clock	Memory Clock	Reserved (0)

7-4 Reserved (0000)

3 Power Sequencing Reference Clock Select

- 0 Use RCLK (reference clock) divided by 384 as the panel power sequencing reference clock and Standby Mode display memory refreshes. For RCLK = 14.31818 MHz, panel power sequencing clock would be 37.5 KHz (default)
- 1 Use 32 KHz clock input for panel power sequencing reference clock and Standby Mode display memory refreshes.

2 Video Clock Source (configuration strap option)

- 0 External Clock Source: Video Clock VCO is disabled
- 1 Internal Clock Source: Video Clock VCO is enabled

1 Memory Clock Source (configuration strap option)

- 0 External Clock Source: Memory Clock VCO is disabled
- 1 Internal Clock Source: Memory Clock VCO is enabled

0 Reserved (0)

13.8 POWER MANAGEMENT

XRD0 Module PowerDown 0

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Reserved (0)	VAFC/MM Input	MM Capture	MM Playback	Memory Clock VCO	Video Clock VCO	Internal Palette	Internal DAC

7 Reserved (0)

6 VAFC/Multimedia Input Pins

- 0 Disable (default)
- 1 Enable

5 Multimedia Capture

- 0 Disable
- 1 Enable (default)

4 Multimedia Playback

- 0 Disable
- 1 Enable (default)

3 Memory Clock VCO

- 0 Disable
- 1 Enable (default)

2 Video Clock VCO

- 0 Disable
- 1 Enable (default)

1 Internal Palette

- 0 Disable (PowerDown)
- 1 Enable (default)

0 Internal DAC

- 0 Disable (PowerDown)
- 1 Enable (default)

XRD2 Down Counter

Read Only at I/O Address 3D7h

7	6	5	4	3	2	1	0
DCNT [7:0]							

7-0 DCNT [7:0]

32 KHz down counter

XRE0–XRE7 Software Flags x

Read / Write at I/O Address 3D7h

7	6	5	4	3	2	1	0
Software Flags							

7-0 Software Flags**XRF8–XRFC Test Registers**

Read / Write at I/O Address 3D7h with 3D6h set to Index F8h to FCh

7	6	5	4	3	2	1	0
Test Register Bits (xxxx:xxxx)							

7-0 Test Register Bits

The bits in each of these registers are used to perform chip testing, and should never be written to.

CHAPTER 14

MULTIMEDIA REGISTERS

This page intentionally left blank.

14.0 MULTIMEDIA REGISTERS

MR00 Module Capability

Read Only at I/O Address 3D3h

7	6	5	4	3	2	1	0
Reserved						Acquisition	Playback

7-2 Reserved

1 Acquisition (Capture) Available

- 0 Absent
- 1 Included

0 Playback Available

- 0 Absent
- 1 Included

MR01 Secondary Capability

Read Only at I/O Address 3D3h

7	6	5	4	3	2	1	0
Reserved							

7-0 Reserved

14.1 ACQUISITION CONTROL

MR02 Acquisition Control 1

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
Field Det Method	Field Det Polarity	VSYNC Polarity	HSYNC Polarity	RGB Mode	Color	Format	Interlace

7 Field Detect Method

- 0 Trailing Edge of V
- 1 Leading Edge of V

6 Field Detect Polarity

- 0 Normal
- 1 Inverted

5 VSYNC Polarity

- 0 Low asserted
- 1 High asserted

4 HSYNC Polarity

- 0 Low asserted
- 1 High asserted

3 RGB Mode

- 0 RGB16
- 1 RGB15

2 Color

- 0 YUV
- 1 RGB

1 Format

- 0 Video
- 1 Game

0 Interlace

- 0 Interface Enabled
- 1 Non-Interlace

MR03 Acquisition Control 2

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
V Scaling Method		Y-Scale	X-Scale	Field Select	Frame/Field Grab	Continuous-Single	Grab Control

7-6 V Scaling Method

- 00 Normal
- 01 Reserved
- 10 Overwrite
- 11 Reserved

5 Y-Scale Enable

- 0 Disabled
- 1 Scaled on V

4 X-Scale Enable

- 0 Disabled
- 1 Scaled on H

3 Field Select

- 0 Field 0
- 1 Field 1

Bit-3 is only effective when Bit-2 = 1

2 Frame / Field Grab

- 0 Frame
- 1 Field

1 Continuous / Single

- 0 Continuous
- 1 Single

0 Grab Control

- 0 Stop
- 1 Start

MR04 Acquisition Control 3

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
Capture Counter	Reserved	Buffer Pointer	Buffer Enable	Buffer Mode	Horizontal Filter	Y-Capture	X- Capture

7 Capture Counter Enable

- 0 Capture single or continuous
- 1 Capture every "n" field/frame as set in Capture Frame Count (MR18[7:0])

6 Reserved

5 Double Buffer Pointer

- 0 PTR1 in use
- 1 PTR 2 in use

4 Double Buffer Enable

- 0 Double buffering disabled
- 1 Double buffering enabled

3 Double Buffer Mode

- 0 CPU Forced
- 1 V Locked

2 Horizontal Filter Enable

- 0 No Filter
- 1 Filter pixels with horizontal filter

1 Y-Capture Direction

- 0 Normal: top to bottom
- 1 Flipped: bottom to top

0 X-Capture Direction

- 0 Normal: left to right
- 1 Mirrored: right to left

Note: Changing the X- or Y- capture direction (Bits 1-0) will also require a change in the acquisition memory address pointer.

MR05 Acquisition Control 4

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
Input Byte	UV SWAP	Pixel Qual Polarity	Pixel Qual Enable	VSYNC	Last Frame	Current Address	Actual Grab

7 Input Byte Swap

- 0 Y on low 8 input pins, UV on high 8 input pins
- 1 Y on high 8 input pins, UV on low 8 input pins (VESA style)

6 UV SWAP

- 0 Normal UV sequence
- 1 Exchange U and V

5 Pixel Qualifier Polarity

- 0 Non-inverted
- 1 Inverted

4 Pixel Qualifier Enable

- 0 Continuous pixels gated by blank
- 1 PIXEN qualifies valid pixels

3 Input VSYNC (read only)

(After polarity correction)

2 Last Frame Grabbed (read only)

- 0 PTR1
 - 1 PTR2
- (Effective only with double buffering)

1 Current Address Pointer (read only)

- 0 PTR1 (Acquisition memory pointer 1)
- 1 PTR2 (Acquisition memory pointer 2)

Indicates which buffer is being grabbed is double buffering is enabled.

0 Actual Grab (read only)

- 0 Hardware frame capture stopped
- 1 Hardware frame capture active (synchronized to V)

MR06 Acquisition Memory Address PTR1

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
Acquisition Memory Address PTR 1 [07:00]							

7-0 Acquisition Memory Address PTR1 [07:00]

(Bit 2-0: forced to 0)

MR07 Acquisition Memory Address PTR1

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
Acquisition Memory Address PTR 1 [15:08]							

7-0 Acquisition Memory Address PTR1 [15:08]**MR08 Acquisition Memory Address PTR1**

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
Acquisition Memory Address PTR 1 [23:16]							

7-0 Acquisition Memory Address PTR1 [23:16]

MR09 Acquisition Memory Address PTR2

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
Acquisition Memory Address PTR 2 [07:00]							

7-0 Acquisition Memory Address PTR2 [07:00]

(Bit 2-0: forced to 0)

MR0A Acquisition Memory Address PTR2

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
Acquisition Memory Address PTR 2 [15:08]							

7-0 Acquisition Memory Address PTR2 [15:08]
MR0B Acquisition Memory Address PTR2

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
Acquisition Memory Address PTR 2 [23:16]							

7-0 Acquisition Memory PTR2 [23:16]

MR0C Acquisition Memory Width (Span)

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
Memory Width (Span) [07:00]							

7-0 Memory Width (Span) [07:00]

(Pixel Width) / 4 mem-quad words, scaled if enabled.

MR0E Acquisition Window XLEFT

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
Acquisition Window XLEFT [07:00]							

7-0 Acquisition Window XLEFT [07:00]

MR0F Acquisition Window XLEFT

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
Reserved					Acquisition Window XLEFT [10:08]		

7-3 Reserved

2-0 Acquisition Window XLEFT [10:08]

Maximum capture window size is 1024x1024.

MR10 Acquisition Window XRIGHT

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
Acquisition Window XRIGHT [07:00]							

7-0 Acquisition Window XRIGHT [07:00]

MR11 Acquisition Window XRIGHT

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
Reserved					Acquisition Window XLEFT [07:00]		

7-3 Reserved

2-0 Acquisition Window XRIGHT [10:08]

MR12 Acquisition Window Y-TOP

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
Acquisition Window XLEFT [07:00]							

7-0 Acquisition Window Y-TOP [07:00]

MR13 Acquisition Window Y-TOP

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
Reserved					Acquisition Window XLEFT [10:08]		

7-3 Reserved**2-0 Acquisition Window Y-TOP [10:08]****MR14 Acquisition AQ Window Y-BOTTOM**

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
Acquisition Window Y-BOTTOM [07:00]							

7-0 Acquisition Window Y-BOTTOM [07:00]**MR15 Acquisition Window Y-BOTTOM**

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
Reserved					Acq. Window Y-BOTTOM [10:08]		

7-3 Reserved**2-0 Acquisition Window Y-BOTTOM [10:08]**

MR16 H-SCALE

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
H-SCALE [07:00]							

7-0 H-SCALE [07:00]

MR17 V-SCALE

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
V-SCALE [07:00]							

7-0 V-SCALE [07:00]

MR18 Capture Frame Count

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
AQ Capture Frame Count [07:00]							

7-0 Capture Frame Count [07:00]

14.2 PLAYBACK CONTROL

MR1E Display Control 1

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
Reserved			Display Interface	V-ZOOM	H-ZOOM	Y-Display	X-Display

7-5 Reserved

4 Display Interlace Enable

- 0 Non-Interlaced
- 1 Interlaced

3 V-ZOOM Enable

- 0 Normal
- 1 Zoomed based on VZOOM register

2 H-ZOOM Enable

- 0 Normal
- 1 Zoomed based on HZOOM register

1 Y-Display Direction

- 0 Normal: top to bottom
- 1 Flipped: bottom to top

0 X-Display Direction

- 0 Normal: left to right
- 1 Mirrored: right to left

MR1F Display Control 2

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
V Inter Enable	V Inter Mode	H Inter Enable	Reserved	Color Mode	Reserved	UV Sign	Color Type

7 V Interpolate Enable

- 0 Disable
- 1 Enable

6 V Interpolate Mode

- 0 De-block
- 1 Running Average (when bit 7 is set)

5 H Interpolate Enable

4 Reserved

3 Color Mode Select

- 0 YUV
- 1 RGB

See color mode table below.

2 Reserved

1 UV Sign

- 0 UV Unsigned (signed offset)
- 1 UV Signed (2's complement)

0 Color Type Select (See bit 3)

- 0 Normal (U and V, or RGB16)
- 1 Exchange U and V positions, or RGB15

Color Mode Table for Bit-3

Bit				Color Format
3	2	1	0	
0	x	0	0	YUV 4:2:2
0	x	0	1	YVU 4:2:2; UV Swap
0	x	1	0	YUV 4:2:2; UV=2's comp
0	x	1	1	YVU 4:2:2; UV=2'comp, UV swap
1	x	x	0	RGB16; R5G6B5 (B=LSB)
1	x	x	1	RGB15, xR5G5B5 (B=LSB)

MR20 Display Control 3

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
Reserved		Display V Lock	Buffer Flag	Buffer Source	Buffer Trigger	Reserved	

7-6 Reserved**5 Display V Lock Double Buffer Enable**

- 0 Unlocked
- 1 V-synchronized

4 CPU Double Buffer Flag

- 0 Playback memory address PTR1
- 1 Playback memory address PTR2

3 Double Buffer Source

- 0 Input acquisition last frame
- 1 CPU double buffer flag

2 Double Buffer Trigger

- 0 Retain old PTR
- 1 Take new PTR on next VSYNC if bit 5=1

1-0 Reserved

MR21 Double Buffer Status

Read Only at I/O Address 3D3h

7	6	5	4	3	2	1	0
Reserved						Buffer Pointer	Buffer Trigger

7-2 Reserved

1 Double Buffer Pointer in Use

- 0 PTR1
- 1 PTR2

0 Double Buffer Trigger Status

- 0 Taken
- 1 Pending

MR22 Playback Memory Address PTR1

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
Playback Memory Address PTR1 [07:00]							

7-0 Playback Memory Address PTR1 [07:00]

(Bit 2-0: forced to 0)

MR23 Playback Window Address PTR1

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
Playback Memory Address PTR1 [15:08]							

7-0 Playback Memory Address PTR1 [15:08]**MR24 Playback Memory Address PTR1**

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
Playback Memory Address PTR1 [23:16]							

7-0 Playback Memory Address PTR1 [23:16]

MR25 Playback Memory Address PTR2

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
Playback Memory Address PTR2 [07:00]					0	0	0

7-0 Playback Memory Address PTR2 [07:00]

(Bit 2-0: forced to 0)

MR26 Playback Memory Address PTR2

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
Playback Memory Address PTR2 [15:08]							

7-0 Playback Memory Address PTR2 [15:08]

MR27 Playback Memory Address PTR2

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
Playback Memory Address PTR1 [23:16]							

7-0 Playback Memory Address PTR1 [23:16]

MR28 Playback Memory Width (Span)

Read / Write at I/O Address 3D3h

7	6	5	4	3	2	1	0
Memory Width (Span) [07:00]							

7-0 Memory Width (Span) [07:00]

(Pixel Width) / 4 mem-quad words.

MR2A Playback Window XLEFT

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
Playback Window XLEFT [07:00]							

7-0 Playback Window XLEFT [07:00]

MR2B Playback Window XLEFT

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
Reserved					Playback Window XLEFT [10:08]		

7-3 Reserved

2-0 Playback Window XLEFT [10:08]

MR2C Playback Window

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
Playback Window XRIGHT [07:00]							

7-0 Playback Window XRIGHT [07:00]

MR2D Playback Window XRIGHT

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
Reserved					Playback Window XRIGHT [10:08]		

7-3 Reserved

2-0 Playback Window XRIGHT [10:08]

MR2E Playback Window Y-TOP

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
Playback Window Y-TOP [07:00]							

7-0 Playback Window Y-TOP [07:00]

MR2F Playback Window Y-TOP

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
Reserved					Playback Window Y-TOP [10:08]		

7-3 Reserved**2-0 Playback Window Y-TOP [10:08]****MR30 Playback Window Y-BOTTOM**

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
Playback Window Y-BOTTOM [07:00]							

7-0 Playback Window Y-BOTTOM [07:00]**MR31 Playback Window Y-BOTTOM**

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
Reserved					Playback Window Y-BOTTOM [10:08]		

7-3 Reserved**2-0 Playback Window Y-BOTTOM [10:08]**

MR32 H-ZOOM

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
H-ZOOM						Reserved (00)	

7-2 H-ZOOM

1-0 Reserved (00)

MR33 V-ZOOM

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
V-ZOOM						Reserved (00)	

7-2 V-ZOOM

1-0 Reserved (00)

MR3C Color Key Control 1

Read / Write at I/O Address 3D3h

Default = 00h

7	6	5	4	3	2	1	0
LSB Disable	16-Bit Overlay	Blank Graphics	Reserved (00) (Writeable)		XY Rectangle	Color Key	Video Overlay

7 LSB (Bit 0) disable

- 0 Normal "Blue bit 0"
- 1 Red, green, and blue bit 0 is forced to 0 at MMUX output (for masking display of key when using 16/24 bit overlay key).

6 16-Bit Overlay Key

- 0 Normal color key
- 1 Color key "Green_7" is routed to "Blue_0"

5 Blank Graphics

- 0 Normal
- 1 Graphics data blanked to "zero"

4-3 Reserved (Writeable)

These bits default to 0 after reset. Though these bits may be set to 1, this is not recommended as they are reserved for future use.

2 XY Rectangle Enable

- 0 XY Rectangular Region off
- 1 XY Rectangular Region enabled

1 Color Key Enable

- 0 Color Key off
- 1 Color Key enabled

0 Video Overlay Enable

- 0 Graphics only, if no video playback
- 1 Video Playback Window enabled

MR3D-3F Color Keys

Read / Write at I/O Address 3D3h

MR3D: Red, MR3E: Green, MR3F: Blue

7	6	5	4	3	2	1	0
Red/Green/Blue Color Keys							

7-0 Red/Green/Blue Color Keys

- 0 Use the corresponding color key
- 1 Do not use color key

MR40-42 Color Key Masks

Read / Write at I/O Address 3D3h

MR40: Red Mask, MR41: Green Mask, MR42: Blue Mask

7	6	5	4	3	2	1	0
Red/Green/Blue Color Key Masks							

7-0 Red/Green/Blue Color Key Masks

- 0 Use the corresponding color key
- 1 Do not use color key

The table below describes the bits and values for the color key registers in different graphics modes.

Table 14-1: Key Value and Key Mask

Display Mode	R_Key	G_Key	B_Key	Masks		
				R_Key	G_Key	B_Key
4-Bit Indexed			Blue[3:0]	FF	FF	F0
8-Bit Indexed			Blue[7:0]	FF	FF	00
15-Bit RGB		Green[6:0]	Blue[7:0]	FF	80	00
16-Bit RGB		Green[7:0]	Blue[7:0]	FF	00	00
24-Bit RGB	Red[7:0]	Green[7:0]	Blue[7:0]	00	00	00
16-Bit Key		Green[7]		FF	7F	FF
24-Bit Key			Blue[7:0]	FF	FF	FE

Note: Color Key bit assignments:

In 15 Bit RGB (5:5:5) Mode:

RED[7:3] = G_Key[6:2]
 GREEN[7:3] = G_Key[1:0], B_Key[7:5]
 BLUE[7:3] = B_Key[4:0]

In 16 Bit RGB (5:6:5) Mode:

RED[7:3] = G_Key[7:3]
 GREEN[7:2] = G_Key[2:0], B_Key[7:5]
 BLUE[7:3] = B_Key[4:0]

MR43 Line Count

Read Only at I/O Address 3D3h

7	6	5	4	3	2	1	0
Line Counter for Graphics Display							

7-0 Line Counter for Graphics Display (Lower Bits)**MR44 Line Count**

Read Only at I/O Address 3D3h

7	6	5	4	3	2	1	0
Reserved				Line Counter for Graphics Display [11:08]			

7-4 Reserved**3-0 Line Counter for Graphics Display (Upper Bits) [11:08]**

This register enables the read back of the display vertical “line counter”.

CHAPTER 15

FLAT PANEL REGISTERS

This page intentionally left blank.

15.0 FLAT PANEL REGISTERS

FR00 Feature Register

Read Only at I/O Address 3D1h

7	6	5	4	3	2	1	0
Reserved (0000-0)					H/W Pop-up	Reserved (0)	Flat Panel

7-3 Reserved (0000-0)

2 Hardware Pop-up

- 0 Hardware support for pop-up menu does not exist
- 1 Hardware support for pop-up menu exists

1 Reserved (0)

0 Flat Panel

- 0 Flat Panel module does not exist
- 1 Flat Panel module exists

FR01 CRT / FP Control

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Reserved (Writable) (0000)				Reserved (00)		CRT/FP Control (01)	

7-4 Reserved (Writable)

No function has been assigned to these bits, however, these bits should always be written with the value of 0.

3-2 Reserved

These bits always return the value of 0.

1-0 CRT/FP Control

- 00 CRT & FP display engines disabled.
- 01 CRT mode enabled. (Default)
- 10 FP mode enabled.
- 11 Reserved. **Note:** This setting causes the timing generator to be disabled, which may cause the host system to hang.

FR02 FP Mode Control

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Reserved (R/W)				Reserved (0)			

7-4 Reserved (R/W) (reset state: 0000)

3-0 Reserved (0)

FR03 FP Dot Clock Source

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Reserved (000)			Synthesizer	Select Bits		Reserved (R/W)	

7-5 Reserved (000)

4 FP Clock Synthesizer Select

- 0 Use Video Clock Synthesizer to generate FP dot clock (default)
- 1 Use Memory Clock Synthesizer to generate FP dot clock.

This bit selects the graphics/video clock synthesizer to generate the FP dot clock in FP mode (FR01[1]=1). Note that CRT display engine always uses dot clock from the graphics/video clock synthesizer.

3-2 FP Clock Select Bits (reset state: 00)

Select graphics/video clock synthesizer frequency when not in CRT mode (FR01[0]=0). In CRT mode, the graphics/video clock synthesizer frequency is selected by MSR[3:2]. See description of MSR[3:2].

- 00 Select clock 0
- 01 Select clock 1
- 1x Select clock 2

1-0 Reserved (R/W) (reset state: 00)

FR04 Panel Power Sequencing Delay

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Power Up Delay				Power Down Delay			

7-4 Power Up Delay (reset state: 1000)

Programmable value of panel power sequencing during power up. This value can be programmed up to 54 milliseconds in increments of 3.4 milliseconds. A value of 0 is undefined.

3-0 Power Down Delay (reset state: 0001)

Programmable value of panel power-sequencing during power down. This value can be programmed up to 459 milliseconds in increments of 29 milliseconds. A value 0 is undefined.

This register controls panel power on/off sequencing delays. The generation of the clock for the panel power sequencing logic is controlled by XRCF[3]. The delay intervals above assume a 37.5KHz clock generated by the 14.31818 MHz reference clock. If using a 32KHz input, scale the delay intervals accordingly.

FR05 Power Down Control 1

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
CRT Mode	Refresh	Panel Off	Host Stby	Off Mode	FP Norm Refresh		

7 CRT Mode Control

0 Flat panel data and control signals are tri-stated with weak internal pull-down (default)

1 Flat panel data and control signals are driven inactive.

This bit is effective only CRT mode (flat panel is not active).

6 Standby Refresh Control

0 Self-Refresh DRAM support (default)

1 Non self-refresh DRAM. Display memory refresh frequency is derived from power sequencing clock

This bit is effective only in Standby mode and controls display memory refresh.

5 Standby and Panel Off Control

0 Flat panel data and control signals are driven inactive (default)

1 Flat panel data and control signals are tri-stated with a weak internal pull-down.

This bit is effective in Flat Panel Mode during Standby and Panel Off modes. This bit does not affect CRT control signals which will be driven low.

4 Host Standby Mode

0 Normal Mode (default)

1 Standby Mode

This bit disables the CPU interface, but allows the display to remain active. All CPU interface activity is ignored except RESET#. This bit can be cleared (re-enabling the CPU interface) by RESET# or a low-to-high transition on STNDBY#

3 Panel Off Mode

0 Normal mode (default)

1 Panel Off mode

When this bit is set, the chip enters Panel Off mode. In this mode, CRT/FP screen refresh is inactive but CPU interface and display memory refresh are still active. Display memory and I/O registers can still be accessed.

2-0 FP Normal Refresh Count (default = 001)

These bits specify the number of memory refresh cycles per scanline. These bits should have a minimum value of 001.

FR06 FP Power Down Control

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Reserved					SYNC Enable	Palette Access	Palette Powerdown

7-3 Reserved (0000-0)

2 HSync and VSync Enable When DAC is Off

- 0 Deactivate HSync and VSync when internal DAC is disabled (default)
 - 1 Allow HSync and VSync to remain active when internal DAC is disabled
- This bit is effective when internal DAC is disabled (XRD0=0).

1 Palette Access

- 0 Disable CPU access to VGA Palette in Panel Off mode (default)
 - 1 Enable CPU access to VGA Palette in Panel Off mode
- This bit is effective when FR06[0]=1.

0 Panel-Off VGA Palette Powerdown Enable

- 0 Disable VGA Palette powerdown in Panel Off mode (default)
- 1 Enable VGA Palette powerdown in Panel Off mode

FR08 FP Pin Polarity

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Alt VSYNC Polarity	Alt HSYNC Polarity	Graphic Polarity	Text Polarity	FLM Polarity	LP Polarity	Dis Enbl Polarity	Reserved (R/W)

7 Alternate CRT VSync Polarity

This bit is used instead of MSR bit 7 when not in CRT mode FR01[0]=0.

- 0 Positive polarity (default)
- 1 Negative polarity

6 Alternate CRT HSync Polarity

This bit is used instead of MSR bit 6 when not in CRT mode FR01[0]=0.

- 0 Positive polarity (default)
- 1 Negative polarity

5 FP Graphics Video Output Polarity

This bit affects FP video data output in graphics mode only.

- 0 Normal polarity (default)
- 1 Inverted polarity

4 FP Text Video Output Polarity

This bit affects FP video data output in text mode only.

- 0 Normal polarity (default)
- 1 Inverted polarity

3 FP VSync (FLM) Polarity

- 0 Positive polarity (default)
- 1 Negative polarity

2 FP HSync (LP) Polarity

- 0 Positive polarity (default)
- 1 Negative polarity

1 FP Display Enable Polarity

- 0 Positive polarity (default)
- 1 Negative polarity

0 Reserved (R/W)

FR0A Programmable Output Drive

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Reserved (R/W)	Out Drive Select	C Output Drive	A & B Drive	Bus Output Drive	FP Output Drive	Reserved (R/W)	Input Threshold

7 Reserved (R/W)

6 HSYNC, VSYNC, ACTI, output drive select 0

- 0 Lower drive (Default)
- 1 Higher drive (required when DVCC=3.3V)

5 Memory Interface C Output Drive Select

- 0 Lower drive (Default)
- 1 Higher drive (required when CVCC = 3.3V)

4 Memory Interface Output Drive Select

- 0 Lower drive (Default)
- 1 Higher drive (Required for MVCCA and MVCCB = 3.3V)

3 Bus Interface Output Drive Select

- 0 Higher drive (Default) (Required when BVCC = 3.3V)
- 1 Lower drive

2 Flat Panel Interface Output Drive Select

- 0 Lower drive (Default)
- 1 Higher drive (Required when DVCC= 3.3V)

1 Reserved (R/W)

This bit should ALWAYS be written with the value of 0.

0 Input Threshold Control

This register controls the input threshold of the bus, video, and memory interface pins.

FR0B FP Pin Control 1

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Tri State Mem C	Reserved (R/W)	Comp Sync	Reserved (0)	Pins W4 & U6	Pins U3 & V2	Pin Y4	Pin V6

7 Tri-State Memory C Interface

- 0 Normal Operation (default)
- 1 3-State memory C output pins

6 Reserved (R/W) (reset state: 0)

5 Simple Composite Sync

Note: Effective only when XR0B[2] = 0.

- 0 HSYNC output pin provides CRT HSYNC signal.
- 1 HSYNC output pin provides CRT CSYNC signal (horizontal sync OR'd with vertical sync).

4 Reserved (0)

3 Pin W4 and Pin U6 Select

- 0 Enable VEE (ENAVEE) goes to pin W4 (default). Enable Backlight (ENABKL) goes to pin U6 (default).
- 1 Enable VEE (ENAVEE) goes to pin U6. Enable Backlight (ENABKL) goes to pin U6.

2 Pin U3 and Pin V2 Select

- 0 CRT HSync signal goes to pin U3. CRT VSync signal goes to pin V2. (default)
- 1 Composite Sync (CSYNC) goes to pin U3. Modified VSync signal goes to pin V2.

1 Pin Y4 Select

- 0 FP HSync (LP) signal goes to pin Y4 (default)
- 1 FP Display Enable (FP Blank#) goes to pin Y4.

0 Pin V6 Select

- 0 FP "M" signal goes to pin V6 (default)
- 1 FP Display Enable (FP Blank#) goes to pin V6.

FR0C Pin Control 2

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
GPIO ENABKL		Reserved (R/W)	GPIO (ACTI)		Reserved (R/W)		

7-6 GPIO1 (C32KHz) Pin Control

00 Pin T4 is C32KHz input (default)

Also see XR63[3]

01 Reserved

10 Pin T4 is general purpose input 1 (GPIO1). Data is read into XR63[1]

11 Pin T4 is general purpose output 1 (GPIO1). Data comes from XR63[1]

5 Reserved (R/W) (reset state: 0)

4-3 GPIO0 (ACTI) Pin Control

00 Pin V1 is ACTI output (default)

01 Pin V1 is Composite Sync output

10 Pin V1 is general purpose input 0 (GPIO0). Data is read into XR63[0]

11 Pin V1 is general purpose output 0 (GPIO0). Data comes from XR63[0]

2-0 Reserved (R/W) (reset state: 000)

FR0F Activity Timer Control

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Activity Timer	Timer Action	Reserved (R/W)	Activity Timer Count				

7 Enable Activity Timer

- 0 Disable activity timer (default on reset)
- 1 Enable activity timer

6 Activity Timer Action

- 0 When the activity timer count is reached, the ENABKL pin is activated (driven low to turn the backlight off)
- 1 When the activity timer count is reached, Panel Off mode is entered.

5 Reserved (R/W)

4-0 Activity Timer Count

For a 37.5KHz power sequencing clock, the counter resolution is 28.1 seconds. The minimum programmed value of 0 results in 28.1 seconds delay, and the maximum value of 1Eh results in a delay of about 15 minutes. A value of 1Fh results in no delay.

This register controls the activity timer functions. The activity timer is an internal counter that starts from a value programmed into this register (see bits 0-4 below) and is reset back to that count by read or write accesses to graphics memory or standard VGA I/O. Reading or writing extended VGA registers does not reset the counter. If no accesses occur, the counter increments until the end of its programmed interval, then activates either the ENABKL pin or Panel Off mode (as selected by bit-6 below). The timer count does not need to be reloaded once programmed and the timer enabled. Any access to the chip with the timer timed out (ENABKL active or Panel Off mode active) resets the timer and deactivates the ENABKL (or Panel Off mode) pin. The activity timer uses the same clock as the power sequencing logic. The delay intervals below assume a 37.5KHz clock. If using a 32KHz input, scale the delay intervals accordingly.

FR10 FP Format 0

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Reserved (R/W)	Shift Clock Divide			Mono / Color		Panel Type	

7 Reserved (R/W) (reset state: 0)**6-4 Shift Clock Divide (reset state: 000)**

These bits specify the frequency ratio between the internal dot clock (DCLK) and flat panel shift clock (SHFCLK) signal. See tables at the end of this register description.

3-2 Panel Monochrome/Color Select

- 00 Monochrome panel: NTSC weighting color reduction algorithm (default)
- 01 Monochrome panel: Equivalent weighting color reduction algorithm
- 10 Monochrome panel: Green only color reduction algorithm
- 11 Color panel

For monochrome panels, these bits select the algorithm used to reduce 18/24-bit color data to 6/8-bit color data.

1-0 Panel Type

- 00 Single Panel Single Drive (SS) (default)
- 01 Reserved
- 10 Reserved
- 11 Dual Panel Dual Drive (DD)

Monochrome TFT clock divide information for bits 6-4

Bits [6-4]	SHFCLK	Pixel /SHFCLK	Max bpp
000	DCLK	1	8
001	DCLK/2	2	8
010	DCLK/4	4	4
011	DCLK/8	8	2
100	DCLK/16	16	1
101	—	—	—
110	—	—	—
111	—	—	—

FR10 FP Format 0 (continued)
6-4 Shift Clock Divide (continued)

These bits specify the frequency ratio between the internal dot clock (DCLK) and flat panel shift clock (SHFCLK) signal

Color TFT

Bits [6-4]	SHFCLK	Pixel / SHFCLK	Max bpp
000	DCLK	1	24
001	DCLK/2	2	12
010	—	—	—
011	—	—	—
100	—	—	—
101	—	—	—
110	—	—	—
111	—	—	—

4-bit pack Color STN-SS

Bits [6-4]	SHFCLK	Pixel / SHFCLK	Max bpp
000	DCLK	1 1/3	4
001	DCLK/2	2 2/3	8
010	DCLK/4	5 1/3	16
011	—	—	—
100	—	—	—
101	—	—	—
110	—	—	—
111	—	—	—

Monochrome STN-DD (with frame acceleration)

Bits [6-4]	SHFCLK	Pixel / SHFCLK	Max bpp
000	DCLK	1	2
001	DCLK/2	2	4
010	DCLK/4	4	8
011	DCLK/8	8	16
100	—	—	—
101	—	—	—
110	—	—	—
111	—	—	—

Monochrome STN-DD (without frame acceleration)

Bits [6-4]	SHFCLK	Pixel / SHFCLK	Max bpp
000	-	-	-
001	DCLK/2	2	2
010	DCLK/4	4	4
011	DCLK/8	8	8
100	DCLK/16	16	16
101	—	—	—
110	—	—	—
111	—	—	—

4-bit pack color STN-DD w/frame accel.

Bits [6-4]	SHFCLK	Pixel / SHFCLK	Max bpp
000	DCLK	2 2/3	8
001	DCLK/2	5 1/3	16
010	—	—	—
011	—	—	—
100	—	—	—
101	—	—	—
110	—	—	—
111	—	—	—

4-bit pack color STN-DD w/o frame accel.

Bits [6-4]	SHFCLK	Pixel / SHFCLK	Max bpp
000	-	-	-
001	DCLK/2	2 2/3	8
010	DCLK/4	5 1/3	16
011	—	—	—
100	—	—	—
101	—	—	—
110	—	—	—
111	—	—	—

3-bit pack color STN-DD w/ frame accel.

Bits [6-4]	SHFCLK	Pixel / SHFCLK	Max bpp
000	DCLK	2	6
001	DCLK/2	4	12
010	DCLK/4	8	24
011	—	—	—
100	—	—	—
101	—	—	—
110	—	—	—
111	—	—	—

3-bit pack color STN-DD w/o frame accel.

Bits [6-4]	SHFCLK	Pixel / SHFCLK	Max bpp
000	—	—	—
001	DCLK/2	2	6
010	DCLK/4	4	12
011	DCLK/8	8	24
100	—	—	—
101	—	—	—
110	—	—	—
111	—	—	—

FR11 FP Format 1

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Res Dither	Bits Per Pixel			Dither Enable		FRC	

7 FP Restrict Dither (reset state: 0)

- 0 Dithering can be enabled on all modes.
- 1 Dithering can be enabled only on modes with more than 256 colors.

6-4 Bits Per Pixel Select (reset state: 000)**Gray/Color without dither**

Bits [6:4]	#MSBs Used	No FRC	2 Frame FRC	16Frame FRC
000	0	—	—	—
001	1	2	—	—
010	2	4	3	—
011	3	8	5	—
100	4	16	15	16
101	5	32	31	—
110	6	64	—	—
111	8	256	—	—

Gray/Color with dither

Bits [6:4]	#MSBs Used	No FRC	2 Frame FRC	16Frame FRC
000	0	—	—	—
001	1	5	—	—
010	2	13	9	—
011	3	29	25	—
100	4	61	57	61
101	5	125	121	—
110	6	253	—	—
111	8	—	—	—

Notes:

- 1) No FRC is the recommended setting when interfacing with color TFT panel with more than 12 bits per pixel (4K color) or interfacing with monochrome panel with internal gray scaling. When No FRC is chosen FR11[6:4] should be programmed equal to the number of bits/color of the panel. For example, an 18 bits/pixel color TFT panel, it is 6 bits/color. FR11[6:4] should be programmed to 110b.
- 2) 2 FRC should be used with color TFT panel with less than or equal to 12 bits per pixel (<4k color) or used with monochrome panel with internal gray scaling. When 2 FRC is chosen FR11[6:4] should be programmed equal to the number of bits/color of the panel plus 1. The extra bit is for the two frame FRC. For example, an 9 bits/pixel color TFT panel, it is 3 bits/color. FR11[6:4] should be programmed equal to 100b.
- 3) 16 FRC should be used with STN panel. To achieve 16 frame FRC, 4 bits are needed for each color (R, G, B)
- 4) When 2-bit dither is disabled, the theoretical Color/Gray level per R, G, and B is calculated by using the formula below:

$$\text{Theoretical Color/Gray level} = 2^X \quad \text{where X is number of bits/color selected}$$

When 2 FRC or 16 FRC is enabled the actual Color/Gray level per R, G, and B that can be achieved is less than the theoretical Color/Gray level.

- 5) When 2-bit dither is enabled, the theoretical Color/Gray level per R, G, and B is calculated by using the formula below:

$$\text{Theoretical Color/Gray Level} = 4 * 2^X \quad \text{where X is number of bits/color selected}$$

When 2-bit dither, 2 FRC, or 16 FRC is enabled the actual achievable Color/Gray level per R, G, and B is less than the theoretical Color/Gray level.

3-2 Dither Enable

- 00 Disable dithering (default)
- 01 Enable 2-bit dithering
- 10 Reserved for 4-bit dithering
- 11 Reserved

1-0 Frame Rate Control (FRC)

- 00 No FRC. This setting may be used with all panels, especially for panels which can generate shades of gray/color internally (default)
- 01 16-Frame FRC. This setting may be used for panels which do not support internal grayscale such as color STN or monochrome STN panels. This setting simulates up to 16 gray/color levels per pixel as specified in FR11[6:4].
- 10 2-frame FRC. This setting may be used with color/monochrome panels, especially for panels which can generate shades of gray/color internally. Valid number of bits/pixel is specified in FR11[6:4].
- 11 Reserved.

FRC is grayscale simulation on frame-by-frame basis to generate shades of gray or color on panels that do not generate gray/color levels internally.

FR12 FP Format 2

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
FP Data Width		Reserved (R/W)	Force HSYNC	FP Blank# Select	Clk Mask STN-DD	Clock Mask	Clock Divide

7-6 FP Data Width

- 00 16-bit panel data width. For color TFT panel this is the 565 RGB interface (default)
- 01 24-bit panel data width. For color the TFT panel this is 888 RGB interface. This setting can also be used for the 24-bit color STN-DD panel.
- 10 Reserved.
- 11 36-bit panel data width (TFT panels only). Program 000 in shift clock divide bits of FR10.

5 Reserved (R/W) (reset state: 0)**4 Force FP HSync (LP) during Vertical Blank**

- 0 FP Display Enable output is generated by inverting both FP Vertical and Horizontal Blank therefore FP Display Enable will not toggle active during Vertical Blank time. FP HSync (LP) is not generated during Vertical Blank except when bit 3 is set to 1.
- 1 FP Display Enable output is generated by inverting FP Horizontal Blank only therefore FP Display Enable will be active during Vertical Blank time. FP HSync (LP) will also be active during Vertical Blank.

This bit should be set only for SS panels which require FP HSync (LP) to be active during vertical blank time when bit 3 is 0. This bit should be reset when using DD panels or when bit 3 is 1. Default state is 0

3 FP Display Enable (FP Blank#) Select

- 0 The FP Display Enable is inactive during vertical blank time because the output comes from inverting both the FP Vertical and Horizontal blank. FP HSync is not generated during vertical blank except when bit 4 is set to 1. In 480-line DD panels, this option will generate exactly 240 FP HSync (LP) pulses. (default)
- 1 The FP Display Enable is active during Vertical blank time since the output comes from inverting the FP Horizontal Blank enable. FP HSync will also be active during vertical blank.

This bit controls FP Display Enable (FP Blank#) generation. This bit also affects FP HSync (LP) generation.

FR12 FP Format 2 (continued)**2 Shift Clock Mask for STN-DD**

- 0 Allow Shift Clock output to toggle in first line of Vertical Blank (default)
- 1 Force Shift Clock output low in first line of Vertical Blank.

This is an option to eliminate dark line in the middle of STN-DD panel.

1 Shift Clock Mask

- 0 Allow Shift Clock output to toggle outside the display enable interval (default)
- 1 Force Shift Clock output low outside the display enable interval.

0 Shift Clock Divide

- 0 Shift Clock to Dot Clock relationship is specified by FR10[6:4] (default)
- 1 Shift Clock is further divided by 2 and different video data is valid on the rising and falling edges of Shift Clock.

FR13 FP Format 3

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Reserved (R/W)					Set Up Time	Pixel Packing	

7-3 Reserved (R/W) (reset state: 0000-0)**2 Increase Setup Time 16-bit Color STN-DD**

- 0 Normal data setup time with respect to SHFCLK falling edge (default). Maximum SHFCLK frequency is DCLK/2 (1:1 duty cycle).
- 1 Extended data setup time with respect to SHFCLK falling edge. The setup time is increased by approximately half dot clock cycle. This is done by extending SHFCLK high time by half dot clock cycle. Maximum SHFCLK frequency is DCLK/2.5, 1.5:1 duty cycle).

This bit is effective only for 16-bit Color STN-DD when frame acceleration is enabled or for 8-bit Color STN-DD when frame acceleration is disabled.

1-0 Color STN Pixel Packing

- 00 3-bit pack (default).
- 01 4-bit pack.
- 10 Reserved.
- 11 Extended 4-bit pack. Bits FR10[6:4] must be programmed to 001. This setting may be used for 8-bit interface color STN SS panels only.

This determines the type of pixel packing (the RGB pixel output sequence) for color STN panels. These bits must be programmed to 00 for monochrome STN panels and for all TFT panels.

FR16 FRC Option Select

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Reserved (R/W)					FRC Opt 3	FRC Opt 2	FRC Opt 1

7-3 Reserved (R/W)

These bits should always be written with 0's for future compatibility.

2 FRC Option 3

This affects 2-frame FRC and normally should be set to 1.

- 0 FRC data changes every frame
- 1 FRC data changes every other frame

1 FRC Option 2

This affects 16-frame FRC and normally should be set to 1.

- 0 2x2 FRC sub-matrix
- 1 2x4 FRC sub-matrix

0 FRC Option 1

This affects 16-frame FRC and normally should be set to 1.

- 0 15x31 FRC matrix
- 1 16x32 FRC matrix

FR17 Polynomial FRC Control

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Polynomial 'M' Value				Polynomial 'N' Value			

7-4 Polynomial 'M' Value

3-0 Polynomial 'N' Value

This register affects the quality of both 2-frame and the 16-frame FRC algorithm. It controls the FRC polynomial counters. These values determine in row and column offsets of the FRC counters. These panel dependent values are usually determined by trial and error. These values require readjustment when the horizontal or vertical parameters change, especially when Vertical Total parameter is changed.

FR18 FP Text Mode Control

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Reserved (0)				Text Enhancement			

7-2 Reserved (0)

1-0 Text Enhancement

Note: This feature is meant to be used only with monochrome flat panel displays.

- 00 Normal text (default)
- 01 Text attribute 07h and 0Fh are reversed to maximize the brightness of the normal DOS prompt. This affects both CRT and Flat Panel displays.
- 10 Text attribute 07h and 0Fh are reversed to maximize the brightness of the normal DOS prompt. This affects Flat Panel displays.
- 11 Reserved

FR19 Blink Rate Control

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Char Blink Duty Cycle		Cursor Blink Rate					

7-6 Character Blink Duty Cycle

These bits specify the character blink (also called 'attribute blink') duty cycle in text mode.

Bit 7	Bit 6	Character Blink Duty Cycle
0	0	50%
0	1	25%
1	0	50% (default on Reset)
1	1	75%

For setting 00, the character blink period is equal to the cursor blink period. For all other settings, the character blink period is twice the cursor blink period (character blink is half as fast as cursor blink).

5-0 Cursor Blink Rate (default = 03h)

These bits specify the cursor blink period in terms of number of VSynCs (50% duty cycle). In text mode, the character blink period and duty cycle is controlled by bits 7-6 of this register. These bits should be programmed to:

$$\text{Programmed value} = (\text{Actual Value}) / 2 - 1$$

Note: In graphics mode, the pixel blink period is fixed at 32 VSynCs per cursor blink period with 50% duty cycle (16 on and 16 off).

FR1A Frame Buffer Control

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Buffer Method	DRAM Type	Buffer Refresh Count			DRAM Type	Frame Accelerator	Buffer Enable

7 Frame Buffer Method

- 0 Embedded Frame Buffer. Frame buffer data is stored in display memory DRAM A or DRAM B.
- 1 External Frame Buffer. Frame buffer data is stored in DRAM C.

6 External Frame Buffer DRAM Type

- 0 2 CAS# and 1 WE# configuration
 - 1 1 CAS# and 2 WE# configuration
- This bit is effective only if bit 7=1.

5-3 Frame Buffer Refresh Count

These bits are effective only if bit 7=1 and specify the number of external frame buffer memory refreshes per scanline.

2 External Frame Buffer DRAM Type

- 0 Conventional DRAM
- 1 Extended Data Out DRAM

This bit is effective when FR1A[7]=1

1 FP Frame Accelerator Enable (reset state: 0)

Enabling frame acceleration doubles the screen refresh rate on DD panel compared to CRT refresh rate (each CRT frame corresponds to two DD panel frames). The required memory bandwidth does not increase. In the simultaneous display mode, if the CRT refresh rate is 60Hz, DD panel refresh rate is 120Hz when frame acceleration is enabled. The DD panel refresh rate is 60Hz when frame acceleration is disabled. DD panels usually produce better display quality when frame acceleration is enabled. If frame acceleration is disabled, the DD buffer must be large enough to hold one entire frame consisting of 3-bits per pixel, 10 pixels per 32-bit dword. With frame acceleration enabled, the required buffer size is half this amount (half of one frame).

0 Frame Buffer Enable (reset state: 0)

- 0 Disable frame buffer (default)
- 1 Enable frame buffer

This bit is used to enable frame buffer operation (external or embedded). Frame buffering is required for DD panel operation. For SS panel operation, frame buffering is not required so this bit must be set to 0.

FR1E M (ACDCLK) Control

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
ACDCLK Control	M (ACDCLK) Count (ACDCNT)						

7 M (ACDCLK) Control

- 0 The M (ACDCLK) phase changes depending on bits 0-6 of this register
- 1 The M (ACDCLK) phase changes every frame if the frame accelerator is not used. If the frame accelerator is used, the M (ACDCLK) phase changes every other frame.

This register is used only in flat panel mode.

6-0 M (ACDCLK) Count (ACDCNT)

These bits define the number of HSyncs between adjacent phase changes on the M (ACDCLK) output. These bits are effective only when bit 7 = 0 and the contents of this register are greater than 2.

$$\text{Programmed Value} = \text{Actual Value} - 2$$

FR1F Diagnostic

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Reserved (R/W)		Pixel Data Output Mode		Misc Mod Control 2	Misc Mod Control 2	Byp VGA Palette	Diag Mode

7-6 Reserved (R/W) (reset state: 00)

5-4 Pixel Data Pin Diagnostic Output Mode

These bits control the output of pins: SHFCLK, LP, M, P[15:0] and CA[7:0].

00 Normal Operation (default)

01 Output the following internal signals:

<u>Signal</u>	<u>Pins</u>
PDCLK	FLM
RDDE	LP
RDBLANK	M
RDVIDEO[23:16]	CA[7:0]
RDVIDEO[15:0]	P[15:0]

10 Output the following internal signals on P[15:0]

PDDELETE, PDGDCK, PHHSTR[2:0], PHREMAIN[10:0]

11 Output the following internal signals on P[13:0]

SS1ROMBOE, FHC32KHZI, FHXMEMRQ, T2DDSPBP, T2DDSPEN, T2DHBLANK, MXSQRDBG[7:0]

3 FP Miscellaneous Module Control 2

0 Normal Operation (default)

1 Enable the ring oscillator. The wave- form is output on ACTI pin. In addition, it is also output on pin A25 if the configuration option of pin AA4 is chosen to output clocks on A24 and A25.

2 FP Miscellaneous Module Control 2

0 Normal Operation (default)

1 Bypass clock divider for testing purposes

1 Bypass VGA Palette

0 Normal Operation (default)

1 Bypass internal VGA palette

0 FP Interface Diagnostic Mode

0 Normal Operation (default)

1 FP Interface Diagnostic Mode

FR20 FP Horizontal Panel Display Size LSB

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Horizontal Panel Size LSB							

7-0 FP Horizontal Panel Size LSB

Programmed Value = Actual Value – 1

This parameter signifies the end of FP Horizontal Display Enable and the start of FP Horizontal Blank time relative to the start of FP Horizontal Display Enable. The most significant bits are programmed in FR25[3:0]. In FP mode (FR01[1]=1), this parameter is counted using a counter which is clocked with FP dot clock divided by 8 in all modes and is independent of horizontal compensation.

FR21 FP Horizontal Sync Start LSB

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Horizontal Sync Start LSB							

7-0 FP Horizontal Sync Start LSB

Programmed Value = Actual Value – 1

In FP mode, this parameter is counted using a counter which is clocked with the FP dot clock divided by 8 in all modes and is independent of horizontal compensation. This parameter signifies the start of CRT HSync when not in CRT mode (FR01[0]=0). The most significant bits are programmed in FR25[7:4].

FR22 FP Horizontal Sync End

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Reserved (R/W)				FP Horizontal Sync End			

7-5 Reserved (R/W) (Reset state: xxx)

In FP mode, this parameter is counted using a counter which is clocked with the FP dot clock divided by 8 in all modes and is independent of horizontal compensation. This parameter signifies the end of CRT HSync when not in CRT mode (FR01[0]=0). Only the 5 least significant bits are programmed.

4-0 FP Horizontal Sync End

FR23 FP Horizontal Total LSB

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Horizontal Total LSB							

7-0 FP Horizontal Total LSB

Programmed Value = Actual Value – 5

In FP mode, this parameter is counted using a counter which is clocked with the FP dot clock divided by 8 in all modes and is independent of horizontal compensation. This parameter signifies the end of FP Horizontal Blank time and the start of FP Horizontal Display Enable relative to the start of the previous FP Horizontal Display Enable, i.e., the total size from one Horizontal Enable to the next. The most significant bits are programmed in FR26[3:0].

FR24 FP HSync (LP) Delay LSB

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
FP HSYNC (LP) Delay LSB							

7-0 FP HSync (LP) Delay LSB

In FP mode, this parameter is counted using a counter which is clocked with the FP dot clock divided by 8 in all modes and is independent of horizontal compensation. This register is effective when FR27[7]=0 and signifies the start of FP HSync (LP) measured from start of FP Horizontal Display Enable. This allows FP HSync (LP) to be positioned independently from CRT HSync. The most significant bits are programmed in FR26[7:4].

FR25 FP Horizontal Overflow 1

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Reserved (0) for Sync Start MSB				Reserved (0) for Panel Size MSB			

7-4 Reserved (0) for FP Horizontal Sync Start MSB

3-0 Reserved (0) for FP Horizontal Panel Size MSB

See description of FR20 and FR21.

FR26 FP Horizontal Overflow 2

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Reserved (0) for FP HSYNC			Reserved for Sync Start MSB	Reserved (0) for FP Horizontal Total (MSB)			

7-5 Reserved (0) for FP HSync (LP) Delay (bits-11-9)**4 FP HSync (LP) Delay (bit-8)****3-0 Reserved (0) for FP Horizontal Total (MSB)**

See description of FR23 and FR24.

FR27 FP HSync (LP) Width and Disable

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Delay Disable	FP HSync (LP) Width						

7 FP HSync (LP) Delay Disable

- 0 FP HSync (LP) delay enable
- 1 FP HSync (LP) delay disable

In FP mode, this parameter is counted using a counter which is clocked with the FP dot clock divided by 8 in all modes and is independent of horizontal compensation.

6-0 FP HSync (LP) Width

Programmed Value = Actual Value – 1

FR30 FP Vertical Panel Size LSB

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Vertical Panel Size LSB							

In FP mode (FR01[1]=1), this register is used to establish the end of FP Vertical Display Enable and the start of FP Vertical Blank time. The most significant bits are programmed in FR35[3:0].

7-0 FP Vertical Panel Size LSB

Programmed Value = Actual Value – 1

FR31 FP Vertical Sync Start LSB (FR31)

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Vertical Sync Start LSB							

7-0 FP Vertical Sync Start LSB

Programmed Value = Actual Value – 1

In FP mode (FR01[1]=1), this register signifies the start of CRT VSync (FR01[0]=0). The most significant bits are programmed in FR35[7:4].

FR32 FP Vertical Sync End

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Reserved				Vertical Sync End			

7-4 Reserved (R/W) (Reset state: xxxx)

In FP mode (FR01[1]=1), this register signifies the end of CRT VSync. Only the 4 least significant bits are programmed.

3-0 FP Vertical Sync End

Programmed Value = Actual Value – 1

FR33 FP Vertical Total LSB

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Vertical Total LSB							

7-0 Vertical Total LSB

FP Programmed Value = Actual Value – 2

In FP mode (FR01[1]=1), this register is used to establish the end of FP Vertical Blank time and the start of FP Vertical Display Enable. The most significant bits are programmed in FR36[3:0].

FR34 FP VSync (FLM) Delay LSB

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
FP VSync (FLM) Delay LSB							

7-0 FP VSync (FLM) Delay LSB

Programmed Value = Actual Value – 1

In FP mode (FR01[1]=1), this register is effective when FR37[7]=0 and FR37[6]=0. This register signifies the start of FP VSync (FLM) measured from start of CRT VSync which is programmed in FR31. This allows FP VSync (FLM) to be located in a different position from CRT VSync. The most significant bits are programmed in FR36[7:4].

FR35 FP Vertical Overflow 1

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Vertical Sync Start [11-8]				Vertical Panel Size [11-8]			

7-4 FP Vertical Sync Start (bits 11-8)

3-0 FP Vertical Panel Size (bits 11-8)

See description of FR30 and FR31.

FR36 FP Vertical Overflow 2

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
FLM bit 11	FLM Delay			Vertical Total [11-8]			

7 Reserved (0) for FP FLM Delay (bit-11)

6-4 FP FLM Delay (bits 10-8)

3-0 FP Vertical Total (bits 11-8)

See description of FR33 and FR34.

FR37 FP VSync (FLM) Disable

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
FLM Delay	FLM Select	FP VSync (FLM) width			Reserved (0)	SHFCLK Delay	

When the FP Display engine is enabled (FR01[1]=1), it uses this register.

7 FP VSync (FLM) Delay Disable

This bit is effective when FR37[6]=0

- 0 FP VSync (FLM) delay enable
- 1 FP VSync (FLM) delay disable

6 FP VSync (FLM) select

- 0 FP VSync (FLM) is generated using FR37[7] and FP VSync (FLM) Delay (FR36[6:4] and FR34) .
- 1 FP VSync (FLM) is the same as CRT VSync. FR37[7] is ignored in this case.

5-3 FP VSync (FLM) width.

These bits are effective only if bit 6 is 0.

Programmed value = actual value -1

2 Reserved (0)

1-0 SHFCLK Delay (Applies to ES1 and later)

- 00 No delay (same as previous revisions)
- 01 Small delay
- 10 Large delay
- 11 Reserved

FR40 Horizontal Compensation Register

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Reserved		EGHC	THCP		ETHC	EHC	EHCP

This register is used in FP mode (FR01[1]=1)

7-6 Reserved (R/W) (reset state: 00)

5 FP Enable Graphics Horizontal Compensation (EGHC) (reset state: 0)

- 0 Disable graphics mode horizontal compensation.
- 1 Enable graphics mode horizontal compensation which consists of horizontal stretching and FR41 is used to specify stretching for different horizontal resolutions.

This bit is effective only when bit 0 is 1.

4-3 Text Horizontal Compensation Priority (THCP)

- 00 Allow 9-dot compression to 8-dot if needed. If horizontal panel size is wide enough, 8-dot text remains 8-dot text and 9-dot text remains 9-dot text. If horizontal panel size is not wide enough, then 8-dot text remains 8-dot text and 9-dot text is forced to 8-dot text (default)
- 01 No compression or expansion. 8-dot text remains 8-dot text and 9-dot text remains as 9-dot text regardless of horizontal panel size.
- 10 Allow 8-dot expansion to 9-dot, or 9-dot compression to 8-dot, depending on horizontal panel size. If horizontal panel size is wide enough, 8-dot text is forced to 9-dot text and 9-dot text remains 9-dot text. If horizontal panel size is not wide enough then 8-dot text remains 8-dot text and 9-dot text is forced to 8-dot text.
- 11 Allow 8-dot and 9-dot expansion to 10-dot, or 8-dot expansion to 9-dot, or 9-dot compression to 8-dot, depending on horizontal panel size. If horizontal panel size is wide enough, 8-dot text is forced to 10-dot text and 9-dot text is forced to 10-dot text. Otherwise, if horizontal panel size is wide enough, 8-dot text is forced to 9-dot text and 9-dot text remains 9-dot text. If horizontal panel size is not wide enough, then 8-dot text remains 8-dot text and 9-dot text is forced to 8-dot text.

These bits are effective only when bit 0 is 1 and bit 2 is 1. These bits determine the text mode compression/stretching method to be applied if horizontal panel size is wide enough. If after applying the specified text compression/stretching, the horizontal panel size is still wider than the stretched image then further stretching will be applied using the same algorithm used for horizontal graphics compensation.

FR40 Horizontal Compensation Register (continued)**2 Enable Text Horizontal Compensation (ETHC)**

0 Disable text mode horizontal compensation (default)

1 Enable text mode horizontal compensation.

This bit is effective only when bit 0 is 1. Text mode horizontal compensation priority/method is specified in bits [4:3]

1 Enable Horizontal Centering (EHC)

0 Disable horizontal centering (default)

1 Enable horizontal centering. Horizontal left and right borders will be computed automatically. This bit is effective only when bit 0 is 1.

0 Enable Horizontal Compensation (EHCP)

0 Disable horizontal compensation (default)

1 Enable horizontal compensation

FR41 Horizontal Stretching Register

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Reserved (0)				Reserved (R/W)	Hor Stretch 1024 Col	Hor Stretch 800 Col	Hor Stretch 640 Col

This register is used when FR01[1] and FR40[0]=1 and graphics mode is enabled. This register must be set before FR40.

7-4 Reserved (0)

3 Reserved (R/W) (reset state: 0)

2 FP Enable Horizontal Stretching for 1024-column Graphics Mode

- 0 Disable horizontal stretching for 1024-column graphics mode.
- 1 Enable horizontal stretching for 1024-column graphics mode.

Note that 1024-column graphics mode includes 512-column graphics mode with horizontal pixel doubling enabled.

1 FP Enable Horizontal Stretching for 800-column Graphics Mode

- 0 Disable horizontal stretching for 800-column graphics mode.
- 1 Enable horizontal stretching for 800-column graphics mode.

Note that 800-column graphics mode includes 400-column graphics mode with horizontal pixel doubling enabled.

0 FP Enable Horizontal Stretching for 640-column Graphics Mode

- 0 Disable horizontal stretching for 640-column graphics mode.
- 1 Enable horizontal stretching for 640-column graphics mode.

Note: The 640-column graphics mode includes 320-column graphics mode with horizontal pixel doubling enabled.

FR48 Vertical Compensation Register

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Reserved (R/W)			ETVS	Text Mode Stretch	EVLRL	Vertical Centering	EVCP

7-5 Reserved (R/W) (reset state: 0)

When the FP Display engine is enabled (FR01[1]=1), it uses this register.

4 Enable Text Mode Vertical Stretching (ETVS)

- 0 Disable vertical stretching (default)
- 1 Enable vertical stretching

3 Text Mode Vertical Stretching Priority

- 0 Priority: ETVS, EVLR (default)
- 1 Priority: EVLR, ETVS

This bit is effective in text modes if bits 2 and 4 are set.

2 Enable Vertical Line Replication (EVLRL)

- 0 Disable vertical line replication (default)
- 1 Enable vertical line replication

This bit is effective in text and graphics modes.

1 Enable Vertical Centering

- 0 Disable vertical centering (default)
- 1 Enable vertical centering

This bit is effective only when bit 0 is "1".

0 Enable Vertical Compensation (EVCP)

- 0 Disable vertical compensation feature (default)
- 1 Enable vertical compensation feature

FR49-4C Text Mode Vertical Stretching 0 MSB

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Replication Specifications							

7-0 Replication Specifications

- 00 No replication
- 01 Replicate once
- 10 Replicate twice
- 11 Replicate three times

Font lines beyond 16 are not replicated.

This register specifies the new text mode vertical stretching (along with FR4A, FR4B, FR4C). FR49(MSB), FR4A(LSB) and FR4B (MSB), FR4C(LSB) constitute two 16 bit registers. Each of the 16 pairs of bits specify scan line replication as shown above.

- FR49 Text Mode Vertical Stretching 0 MSB
- FR4A Text Mode Vertical Stretching 0 LSB
- FR4B Text Mode Vertical Stretching 1 MSB
- FR4C Text Mode Vertical Stretching 1 LSB

FR4D Vertical Line Replication Register

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
VLRHH				VLRHL			

7-4 FP Vertical Line Replication Height High (VLRHH)

3-0 FP Vertical Line Replication Height Low (VLRHL)

This register is used in FP mode (FR01[1]=1) and vertical line replication is enabled. The 4 bit number specifies the number of lines between replicated lines. Double scanned lines are counted. The state machine starts stretching by using the lower nibble value. If the stretched display does not fit it uses the next higher value. The process continues until the count is equal to upper nibble value or the display fits. The lower nibble value must be less than or equal to upper nibble value. Set this register before FR40.

FR4E Selective Vertical Stretching Disable Register

Read / Write at I/O Address 3D1h

7	6	5	4	3	2	1	0
Reserved (R/W)		Disable 600 Graph	Disable 480 Graph	Disable 400Graph	Disable 350 Graph	Disable 400 Text	Disable 350 Text

7-6 Reserved (R/W) (reset state: xx)

5 Disable 600-line Graphics Stretching

- 0 Disable stretching
- 1 Enable stretching

4 Disable 480-line Graphics Stretching

- 0 Disable stretching
- 1 Enable stretching

3 Disable 400-line Graphics Stretching

- 0 Disable stretching
- 1 Enable stretching

2 Disable 350-line Graphics Stretching

- 0 Disable stretching
- 1 Enable stretching

1 Disable 400-line Text Stretching

- 0 Disable stretching
- 1 Enable stretching

0 Disable 350-line Text Stretching

- 0 Disable stretching
- 1 Enable stretching

This register is used to selectively disable vertical stretching based on the vertical display end parameter. The register is qualified by master enable bits in FR48. Set this register before FR40.

CHAPTER 16

ELECTRICAL SPECIFICATIONS

This page intentionally left blank.

16 ELECTRICAL SPECIFICATIONS

Unless otherwise specified, the specifications provided throughout this chapter apply to both 5V & 3.3V operation, and are subject to change without notice.

Table 16-1: 65554 Absolute Maximum Conditions

Symbol	Parameter	Min	Typical	Max	Units
V _{CC}	Supply Voltage *	-0.5	—	7.0	V
V _I	Input Voltage	-0.5	—	V _{CC} +0.5	V
T _{STG}	Storage Temp	-40	—	125	°C

Note: Permanent device damage may occur if Absolute Maximum Rating are exceeded.

Functional operation must be restricted to the conditions under Normal Operating Conditions.

Table 16-2: 65554 Normal Operating Conditions

Symbol	Parameter	Min	Typical	Max	Units
V _{CC5}	Supply Voltage *	4.5	5.0	5.5	V
V _{CC33}	Supply Voltage *	3.0	3.3	3.6	V
T _A	Ambient Temperature	0	—	70	°C
T _C	Case Temperature	0	—	110	°C

* IVCC, PVCC, and SVCC must ALWAYS be tied to V_{CC33}, and AVCC must NEVER be provided with a voltage supply that is higher than IVCC and CVCC.

Table 16-3: 65554 DAC Characteristics:
(Under Normal Operating Conditions Unless Noted Otherwise)

Symbol	Parameter	Notes	Min	Typical	Max	Units
V _O	Output Voltage	IO ≤ 10 mA	1.5	–	–	V
I _O	Output Current	VO ≤ 1V @ 37.5Ω Load	–	–	21	mA
	Full Scale Error		–	–	± 5	%
	DAC to DAC Correlation		–	1.27	–	%
	DAC Linearity		± 2	–	–	LSB
	Full Scale Settling Time		–	6 †	16 ††	ns
	Rise/Fall Time	10% to 90% with 30pf load	–	2.9	5	ns
	Glitch Energy		–	–	200	pVsec
	Comparator Sensitivity		–	50	–	mV

Notes:

† This value is within 1% of the final value.

†† This value is within 0.2% of the final value.

Table 16- 4: 65554 DC Characteristics:
(Under Normal Operating Conditions Unless Noted Otherwise)

Note: For power configuration data, please refer to application notes.

Symbol	Parameter	Notes	Min	Typical	Max	Units
P _{D33}	Power Dissipation	All VCCs at 3.3V	–	–	1.5	W
P _{D50}	Power Dissipation	BVCC, CVCC, DVCC, MVCC and VVCC at 5.0V, all other VCCs at 3.3V.	–	–	1.5	W
I _{IL}	Input Leakage Current		–100	–	+100	μA
I _{OZ}	Output Leakage Current	High Impedance	–100	–	+100	μA
V _{IL}	Input Low Voltage	All input pins	–0.5	–	0.8	V
V _{IH}	Input High Voltage	All input pins	2.0	–	VCC+0.5	V
V _{OL5}	Output Low Voltage	Under max load per table 16-5 (5V)	–	–	0.5	V
V _{OL3}	Output Low Voltage	Under max load per table 16-5 (3.3V)	–	–	0.5	V
V _{OH5}	Output High Voltage	Under max load per table 16-5 (5V)	2.4	–	–	V
V _{OH3}	Output High Voltage	Under max load per table 16-5 (3.3V)	0.7xVcc	–	–	V

Notes:

† Measured with all chip inputs driven to inactive levels and outputs not connected (or connected to typical external loads).

**Table 16- 5: 65554 DC Drive Characteristics
(Under Normal Operating Conditions Unless Noted Otherwise)**

Symbol	Parameter	Output Pins	DC Test Conditions	Min	Units
I _{OL}	Output Low Drive for VCC=5V	AA0-AA9	V _{OUT} =V _{OL}	12	mA
		H/VSYNC, P0-P23, SHFCLK, M DEVSEL#, PAR, PERR#, SERR#, STOP#, TRDY#	V _{OUT} =V _{OL}	8	mA
		CASAH/L#, CASBH/L#, CASCH/L#, CASDH/L#			
		ACTI, D0-D31, ENABKL, ENAVDD, ENAVEE, FLM, LP			
		COE#, RAS0#, RAS1#, WEA#, WEB#, WEC#, WED#	V _{OUT} =V _{OL}	4	mA
		All other outputs	V _{OUT} =V _{OL}	2	mA
I _{OH}	Output High Drive for VCC=3V	AA0-AA9	V _{OUT} =V _{OH}	12	mA
		H/VSYNC, P0-P23, SHFCLK, M DEVSEL#, PAR, PERR#, SERR#, STOP#, TRDY#	V _{OUT} =V _{OH}	8	mA
		CASAH/L#, CASBH/L#, CASCH/L#, CASDH/L#			
		ACTI, D0-D31, ENABKL, ENAVDD, ENAVEE, FLM, LP			
		COE#, RAS0#, RAS1#, WEA#, WEB#, WEC#, WED#	V _{OUT} =V _{OH}	4	mA
		All other outputs	V _{OUT} =V _{OH}	2	mA

Table 16- 6: 65554 AC Test Conditions:

Symbol	Parameter	3.3 Volt Signaling	5 Volt Signaling	Units
V_{CC}	Supply Voltage	3.1	5.5	V
V_{TEST}	All AC parameters	$0.4 V_{CC}$	1.5	V
V_{IL}	Input low voltage (10% of V_{CC})	$0.1 V_{CC}$ (Min)	–	V
V_{IH}	Input high voltage (90% of V_{CC})	–	$0.9 V_{CC}$ (Max)	V
T_R	Maximum input rise time (3/5.5V)	3	3	ns
T_F	Maximum input fall time (3/5.5V)	2	2	ns




Figure 16-1: AC Test Timing

Table 16- 7: 65554 AC Timing Characteristics - Reference Clock

Symbol	Parameter	Notes	Min	Typical	Max	Units
F_{REF}	Reference Frequency	(± 100 ppm)	1	14.31818	60	MHz
T_{REF}	Reference Clock Period	$1/F_{REF}$	16.6	69.84128	1000	ns
T_{HI}/T_{REF}	Reference Clock Duty Cycle		40	–	60	%




Figure 16-2: Reference Clock Timing

Table 16- 8: 65554 AC Timing Characteristics - Clock Generator

Symbol	Parameter	Notes	Min	Typical	Max	Units
F_{DCLK}	DCLK Frequency		–	–	94.5	MHz
T_{DCLK}	DCLK Period		10.6	–	–	ns
F_{MCLK}	MCLK Frequency		–	–	55	MHz
T_{MCLK}	MCLK Period		18.2	–	–	ns

Table 16- 9: 65554 AC Timing Characteristics - Reset

Symbol	Parameter	Notes	Min	Max	Units
T_{IPR}	Reset Inactive Time from Power Stable	See Note 1	1	–	ms
T_{ORS}	Reset Inactive Time from Ext. Osc. Stable		0	–	ms
T_{RES}	Minimum Reset Pulse Width	See Note 2	1	–	ms
T_{STR}	Reset Inactive Time from Standby Inactive	RESET# is ignored in Standby Mode	2	–	ms
T_{RSR}	Reset Rise Time	measured 0.1V _{CC} to 0.9V _{CC}	–	20	ns
T_{RSO}	Reset Active to Output Float Delay		–	40	ns
T_{CSU}	Configuration Setup Time	See Note 3	20	–	ns
T_{CHD}	Configuration Hold Time		5	–	ns

Note 1: This parameter includes time for internal voltage stabilization of all sections of the chip, startup and stabilization of the internal clock synthesizer, and setting of all internal logic to a known state.

Note 2: This parameter includes time for the internal clock synthesizer to reset to its default frequency and time to set all internal logic to a known state. It assumes power is stable and the internal clock synthesizer is already operating at some stable frequency.

Note 3: This parameter specifies the setup time to latch reliably the state of the configuration bits. Changes in some configuration bits may take longer to stabilize inside the chip (such as internal clock synthesizer-related bits 4 and 5). The recommended configuration bit setup time is T_{RES} to insure that the chip is in a completely stable state when Reset goes inactive.




Figure 16-3: Reset Timing

Table 16- 10: 65554 AC Timing Characteristics - PCI Bus Frame (CLK=33MHz)

Symbol	Parameter	Notes	Min	Max	Units
T _{FRS}	FRAME# Setup to CLK		7	–	ns
T _{CMS}	C/BE#[3:0] (Bus CMD) Setup to CLK		7	–	ns
T _{CMH}	C/BE#[31:0] (Bus CMD) Hold from CLK		2	–	ns
T _{BES}	C/BE#[3:0] (Byte Enable) Setup to CLK		7	–	ns
T _{BEH}	C/BE#[3:0] (Byte Enable) Hold from CLK		2	–	ns
T _{ADS}	AD[31:0] (Address) Setup to CLK		7	–	ns
T _{ADH}	AD[31:0] (Address) Hold from CLK		2	–	ns
T _{DAS}	AD[31:0] (Data) Setup to CLK		7	–	ns
T _{DAH}	AD[31:0] (Data) Hold from CLK		2	–	ns
T _{DAD}	AD[31:0] (Data) Valid from CLK		2	11	ns
T _{TZH}	TRDY# High Z to High from CLK		2	11	ns
T _{THL}	TRDY# Active from CLK		2	11	ns
T _{TLH}	TRDY# Inactive from CLK		2	11	ns
T _{THZ}	TRDY# High before High Z		1	–	CLK
T _{DZL}	DEVSEL# Active from CLK		2	11	ns
T _{DLH}	DEVSEL# Inactive from CLK		2	11	ns
T _{DHZ}	DEVSEL# High before High Z		1	–	CLK
T _{ISC}	IRDY# Setup to CLK		7	–	ns
T _{IHC}	IRDY# Hold from CLK		2	–	ns




Figure 16-4: PCI Bus Frame Timing

Table 16- 11: 65554 AC Timing Characteristics - PCI Bus Stop (CLK=33MHz)

Symbol	Parameter	Notes	Min	Max	Units
T _{SZH}	STOP# High Z to High from CLK		2	11	ns
T _{SHL}	STOP# Active from CLK		2	11	ns
T _{SLH}	STOP# Inactive from CLK		2	11	ns
T _{SHZ}	STOP# High before High Z		1	—	CLK




Figure 16-5: PCI Bus Stop Timing

Table 16- 12: 65554 AC Timing Characteristics PC BIOS ROM

Symbol	Parameter	Notes	Min	Max	Units
T _{ROE}	ROMOE# Active from CLK		—	40	ns
T _{ROM}	Slowest Permissible BIOS ROM Access Speed		—	150	ns

Note: PCI BIOS ROM timing is derived from the PCI bus clock. Timing sequences are fixed assuming the use of widely-available, low-cost, typical industry-standard EPROMs. Timing specifications and performance of BIOS ROM memory accesses are non-critical since PCI BIOS ROM data is always shadowed into high-speed system memory prior to execution of BIOS code.




Figure 16-6: PCI BIOS ROM Timing

Table 16- 13: 65554 AC Timing Characteristics - DRAM Read / Write

Symbol	Parameter	Notes	Versions ES 1.2 and Later		Units
			Min	Max	
T _{PC}	CAS Cycle Time		T _m		ns
T _{RC}	Read/Write Cycle Time	Std DRAM	4T _m – 15	–	ns
		EDO DRAM	6T _m – 5	–	ns
T _{RAS}	RAS# Pulse Width	Std DRAM	2T _m – 5	–	ns
		EDO DRAM	4T _m – 5	–	ns
T _{RP}	RAS# Precharge	Std DRAM	2T _m – 5	–	ns
		EDO DRAM	2T _m – 5	–	ns
T _{CRP}	CAS# to RAS# Precharge	Std DRAM	2T _m – 15	–	ns
		EDO DRAM	2T _m – 15	–	ns
T _{CSH}	CAS# Hold from RAS#	Std DRAM	2T _m	–	ns
		EDO DRAM	3T _m -5	–	ns
T _{RCD}	RAS# to CAS# Delay	Std DRAM	1.5T _m – 10	–	ns
		EDO DRAM	2.5T _m – 5	–	ns
T _{RSH}	RAS# Hold from CAS#	Std DRAM	0.5T _m	–	ns
		EDO DRAM	1.5T _m - 15	–	ns
T _{CP}	CAS# Precharge		0.5T _m	–	ns
T _{CAS}	CAS# Pulse Width		9.5	–	ns
T _{ASR}	Row Address Setup to RAS#		0.5T _m – 5	–	ns
T _{ASC}	Column Address Setup to CAS#	Std DRAM	0.5T _m	–	ns
		EDO DRAM	0.5T _m – 5	–	ns
T _{RAH}	Row Address Hold from RAS#		2T _m – 5	–	ns
T _{CAH}	Column Address Hold from CAS#		0.5T _m	–	ns
T _{CAC}	Data Access Time from CAS#	Std DRAM	–	0.5T _m	ns
		EDO DRAM	–	T _m -8	ns
T _{RAC}	Data Access Time from RAS#	Std DRAM	–	2T _m	ns
		EDO DRAM	–	4T _m -23	ns
T _{DS}	Write Data Setup to CAS#	Std DRAM	0.5T _m – 5		ns
		EDO DRAM	0.5T _m – 5		ns
T _{DH}	Write Data Hold from CAS#		0.5T _m		ns
T _{COH}	Read data hold from CAS# fall	EDO DRAM	5		ns
T _{OFF}	Read data hold from CAS# rise	Std DRAM	0		ns
T _{WS}	WE# Setup to CAS#		2T _m – 10		ns
T _{WH}	WE# Hold from CAS#		2T _m – 5		ns

Note: The 65554 does not perform mixed read and write (or read modify write) cycles during the same CAS low interval.

Table 16-14: 65554 AC Timing Characteristics - CBR Refresh

Symbol	Parameter	Notes	Min	Typical	Max	Units
T_{CHR}	RAS# to CAS# Delay	Normal Operation Standby Mode	$5T_m - 5$ $5T_m - 5$	-	-	ns
T_{CSR}	CAS# to RAS# Delay	Normal Operation Standby Mode	$T_m - 5$ 10	-	-	ns
T_{RAS}	RAS# Pulse Width	Normal Operation Standby Mode	$5T_m - 5$ $5T_m - 5$	-	-	ns




Figure 16-9: CAS-Before-RAS (CBR) DRAM Refresh Cycle Timing

Table 16-15: 65554 AC Timing Characteristics - Self Refresh

Symbol	Parameter	Notes	Min	Typical	Max	Units
T_{RASS}	RAS# Pulse Width for Self-Refresh		100	-	-	μ s
T_{RP}	RAS# Precharge		$4T_m - 3$	-	-	ns
T_{RPS}	RAS# Precharge for Self-Refresh		$10T_m$	-	-	ns
T_{RPC}	RAS# to CAS# Delay		$3T_m - 5$	-	-	ns
T_{CSR}	CAS# to RAS# Delay		$2T_m - 5$	-	-	ns
T_{CHS}	CAS# Hold Time		0	-	-	ns
T_{CPN}	CAS# Precharge		$T_m - 5$	-	-	ns




Figure 16-10: "Self Refresh DRAM" Refresh Cycle Timing

Table 16- 16: 65554 AC Timing Characteristics - Video Input Port

Symbol	Parameter	Notes	Min	Max	Units
T_{VDS}	VP (Incoming Data) Setup	ZV-Port Mode	5	–	ns
T_{VDH}	VP (Incoming Data) Hold		3	–	ns
T_{HRS}	HREF (Incoming HS) Setup		5	–	ns
T_{HRH}	HREF (Incoming HS) Hold		3	–	ns
T_{VRS}	VREF (Incoming VS) Setup		5	–	ns
T_{VRH}	VREF (Incoming VS) Hold		3	–	ns
T_{VCLK}	VCLK Period		50	–	ns
	VCLK Duty Cycle		40	60	%




Figure 16-11: Video Data Port Timing

Table 16- 7: 65554 AC Timing Characteristics - Panel Output Timing

Symbol	Parameter	3.3V Signaling	5V Signaling	Min	Max	Units
T _{SCLK}	SHFCLK cycle time	Measured at 0.4V _{CC}	Measured at 1.5 Volts	15	-	ns
T _{DOVD}	DE and P[35..0] Output Valid Delay			-3	4	ns
T _{COVD}	LP and FLM Output Valid Delay			-3	3	ns
	SHFCLK Duty Cycle			40	60	%

Note: AC Timing is valid when either:
 DVCC=5V, max output loading=50pF
 DVCC=3.3V, max output loading=25pF.




Figure 16-2: Panel Output Timing

This page intentionally left blank.


CHAPTER 17

MECHANICAL SPECIFICATIONS


This page intentionally left blank.

17 MECHANICAL SPECIFICATIONS
256+16-Contact Ball Grid Array

Top View



Bottom View



This page intentionally left blank.

APPENDIX A

CLOCK GENERATION

This page intentionally left blank.

A. Clock Generation

A.1 Clock Synthesizer

The 65554 contains two complete phase-locked loops (PLLs) to synthesize the internal Dot Clock (DCLK) and Memory Clock (MCLK) from an externally supplied reference frequency. Each of the two clock synthesizer phase lock loops may be programmed to output frequencies ranging between 1 MHz and the maximum specified operating frequency for that clock in increments not exceeding 0.5%. An external crystal-controlled oscillator (TTL) generates the reference frequency of 14.31818 MHz that is driven into the 65554 on pin C3. There is no provision in the 65554 to generate the 14.31818 MHz reference frequency using only an external crystal.

A.2 Dot Clock (DCLK)

The 65554 supports dot clock frequencies up to 108 MHz, allowing a 1024x768 display resolution with 75 Hz refresh (video frame rate).

Unlike the 65545 and 65548, the 65554 does not require an internal DCLK to be two or three times the theoretical Dot Clock required by the video

display resolution and refresh rate. The 65554 has sufficient internal video data path width to accommodate multiple-byte-per-pixel modes without using extra Dot Clock cycles.

The horizontal and vertical sync frequencies for the CRT display and/or panel are derived by dividing down the DCLK.

DCLK has three sets of registers, CLK0, CLK1 and CLK2 which the MSR (Miscellaneous Output Register) selects. Each CLK has its own registers. The reset values of CLK0 and CLK1 registers pertain to the standard VGA frequencies: 25.175 MHz and 28.322 MHz. The CLK2 registers are reset to same values as CLK0.

A.3 Memory Clock (MCLK)

The 65554 memory clock supports frequencies up to 40 MHz with page mode DRAM and up to 55 MHz with EDO DRAM. MCLK can be adjusted as needed in very small increments to accommodate the exact DRAM speed being used for the display memory. The MCLK is set 25.175 MHz on reset.

A.4 PLL Parameters

Each phase-locked loop consists of the elements shown in the figure below. The reference input frequency (normally 14.31818 MHz) can be optionally divided by 4 (which is called Reference Divisor Select) before being further divided by N, a 10-bit programmable value (7-bit for MCLK). The output of the VCO is divided by 4 (or 16 via VCO Loop Divider: VLD) and then further divided by M, another 10-bit programmable value (7-bit for MCLK). The phase detector compares the N and M results and adjusts the VCO frequency as needed to achieve frequency equality.

The settings for normal operation appear in the table below:

VCO Loop Divide (VLD) =	4	
Reference Divisor Select (RDS) =	1	
NTSC Divisor Select (NTSCDS) =	1	

When the loop has stabilized, the VCO frequency (F_{VCO}) is related to the reference as follows:

If RDS=1: $F_{VCO} / 4M = F_{REF} / N$
or
 If RDS=4: $F_{VCO} / 4M = F_{REF} / 4N$

For RDS =1, the F_{VCO} can be written as:


$$F_{VCO} = (F_{REF} * 4M / N)$$

The VCO output can be further divided by 1, 2, 4, 8, 16, or 32 (which is called Post Divisor: PD) to produce the final DCLK or MCLK used for video or memory timing.

Therefore the output frequency is:

$$F_{OUT} = (F_{VCO}) / PD$$

By "fine tuning" the M/N ratio in each PLL, extremely small adjustments in the exact DCLK and MCLK frequencies can be achieved. The VCO itself is designed to operate in the range of approximately 48 MHz to 220 MHz at 3.3V.



M counter = Program value M'+2

F_{VCO} : VCO frequency (before post divisor)

N counter = Program value N'+2

F_{OUT} : Output frequency: (desired frequency)

Figure A-1: PLL Elements

A.5 Programming the Clock Synthesizer

Below are the register tables for CLK0, CLK1, CLK2 and MCLK. Please see the block diagram for M, N, and Post Divide (PD).

	CLK0	CLK1
M	XRC2[1:0]+XRC0	XRC6[1:0]+XRC4
N	XRC2[5:4]+XRC1	XRC6[5:4]+XRC5
PD	XRC3[6:4]	XRC7[6:4]

	CLK2	MCLK
M	XRCA[1:0]+XRC8	XRCC[6:0]
N	XRCA[5:4]+XRC9	XRCD[6:0]
PD	XRCB[6:4]	XECE[6:4]

A.6 DCLK Programming

For each DCLK, a new frequency should be programmed by following below sequence:

- 1) Program M
- 2) Program N
- 3) Program PD
This will effectively change DCLK into the new frequency

A.7 MCLK Programming

For MCLK, a new frequency should be programmed by following the sequence below:

- 1) Reset XRCE[7] to 0 to select MCLK = 25.175MHz.
- 2) Program M
- 3) Program N
- 4) Program PD with XRCE[7]=1 to select the programmed frequency.

A.8 Programming Constraints

The programmer must be aware of the following five programming constraints:

$$1 \text{ MHz} \leq F_{\text{REF}} \leq 60 \text{ MHz}$$

$$150 \text{ KHz} \leq F_{\text{REF}} / (\text{RDS} * \text{N}) \leq 2 \text{ MHz}$$

$$48 \text{ MHz} < F_{\text{VCO}} \leq 220 \text{ MHz}$$

$$3 \leq \text{M} \leq 127 \text{ (1023 for DCLK)}$$

$$3 \leq \text{N} \leq 127 \text{ (1023 for DCLK)}$$

The constraints have to do with trade-offs between optimum speed with lowest noise, VCO stability, and factors affecting the loop equation.

The value of F_{VCO} must remain between 48 MHz and 220 MHz inclusive. Therefore, for output frequencies below 48 MHz, F_{VCO} must be brought into range by using the post-VCO Divisor.

To avoid crosstalk between the VCOs, the VCO frequencies should not be within 0.5% of each other nor should their harmonics be within 0.5% of the other's fundamental frequency.

The 65554 clock synthesizers will seek the new frequency as soon as it is loaded following a write to the control register. Any change in the post-divisor will take affect immediately. A possibility exists that the output may glitch during this transition of post divide values. Therefore, the programmer may wish to hold the post-divisor value constant across a range of frequencies. There is also the consideration of changing from a low frequency VCO value with a post-divide $\div 1$ (e.g., 50 MHz) to a high frequency $\div 4$ (e.g., 220 MHz). Although the beginning and ending frequencies are close together, the intermediate frequencies may cause the 65554 to fail in some environments. In this example there will be a short-lived time during which the output frequency will be approximately 12.5MHz. The 65554 provide the mux for MCLK so it can select the fixed frequency (25.175 MHz) before programming a new frequency. Because of this, the bus interface may not function correctly if the MCLK frequency falls below a certain value. Register and memory accesses synchronized to MCLK may be too slow and violate the bus timing causing a watchdog timer error.

A.9 Programming Example

The following is an example of the calculations which are performed.

Derive the proper programming word for a 25.175 MHz output frequency using a 14.31818 MHz reference frequency.

Since 25.175 MHz < 48 MHz, double it to 50.350 MHz to get F_{VCO} in its valid range. Set the post divide (PD) divide by 2.

Reference Divisor Selector (RDS) = 4

The result:

$$F_{VCO} = 50.350 = (14.31818 \times 4 \times M/4 \times N)$$

$$M/N = 3.51655$$

Several choices for M and N are available:

M	N	F _{VCO}	Error
109	31	50.344	-0.00300
102	29	50.360	+0.00500

Choose (M, N) = (109,31) for best accuracy.

Reference Divisor Selector (RDS) = 1

The result:

$$F_{VCO} = 50.350 = (14.31818 \times 4 \times M/1 \times N)$$

M	N	F _{VCO}	Error
80	91	50.349	-0.00050

$$F_{REF} / (RDS \times N) = 157.3\text{KHz}$$

$$M/N = 0.879127$$

Therefore M/N = 80/91 with RDS = 1 is even better than with RDS = 4.

- XRC0 = 80 - 2 = 78 (4Eh)
- XRC1 = 91 - 2 = 89 (59h)
- XRC2 = 00h
- XRC3 = 0001 0001b = 11h

A.10 Display Memory Bandwidth

The 65554's ability to support high performance Super VGA modes can be limited by display memory bandwidth as well as maximum allowable DCLK frequency. The maximum pixel rate that a given MCLK frequency can support depends on the following:

- 1) Pixel depth (number of bytes per pixel): 1 byte for 8 bpp, 2 bytes for 16 bpp, 3 bytes for 24 bpp.
- 2) Number of additional bytes accessed for STN-DD frame buffering, usually one byte per pixel (independent of pixel depth in main display memory). This effect is discussed further in the next section. It applies only to STN-DD panels, not to CRT or TFT displays.
- 3) Utilization efficiency. The percentage of peak memory bandwidth needed for RAS overhead (RAS-CAS cycles rather than CAS-only cycles), DRAM refresh, and CPU access. Peak memory bandwidth is the product of MCLK and the number of bytes accessed per MCLK (e.g., 160 MB/sec for 40 MHz MCLK). The 65554 needs at least 20% of this peak bandwidth for RAS overhead (higher for STN-DD buffer accesses and CPU accesses due to shorter DRAM bursts). Allow at least an additional 10% bandwidth buffer for CPU accesses and DRAM refresh. This leaves 70% of MCLK cycles available for display refresh.
- 4) Multimedia frame capture. This factor is not included in the example calculations. Except where otherwise noted, 65554 mode support estimates do not include provision for frame capture from the video input port.

As an example, suppose MCLK is 40 MHz and the pixel depth is 16 bpp. Then the maximum supportable pixel rate for CRT and TFT displays is 40 MHz x 70% x 4 ÷ 2 = 56 MHz (4 bytes per MCLK, 2 bytes per pixel). Any video mode that uses a 56 MHz or lower DCLK can be supported by the 40 MHz MCLK. For an STN-DD panel, the maximum supportable pixel rate in 16 bpp modes is 40 MHz x 70% x 4 ÷ 3 = 37 MHz (4 bytes per MCLK, 3 bytes accessed per pixel). 16 bpp video modes using a 37 MHz or lower DCLK can be supported by the 40 MHz MCLK with an STN-DD panel.

A.11 STN-DD Panel Buffering

STN-DD panels require the upper and lower halves of the panel to be refreshed simultaneously. In addition, Frame Rate Control (FRC) is needed to achieve more than 8 colors, since the panel itself supports only 3 bits per pixel (one bit each for red, green, and blue). The 65554 implements STN-DD support using either a full frame buffer or a half frame buffer (programmable option). The buffer can be allocated in display memory or in the separate "DRAM C" memory. The buffer holds three bits per pixel, packed in groups of 10 pixels per DWORD. Thus, the buffer requires 0.4 bytes per pixel in addition to the main display memory

The half frame buffer operates as follows: As each pixel is read out of display memory, the appropriate 3-bit code for the panel is calculated and sent to the panel. In addition, the proper 3-bit code for the same pixel in the NEXT frame is also calculated, with allowance for Frame Rate Control (FRC). The second 3-bit code is written into the Half Frame Buffer. During this same pixel time, the previously stored 3-bit code is read out of the Half Frame Buffer and sent to the other half of the panel.

The full frame buffer operates in a similar manner. As each two pixels are read out of display memory, the appropriate 3-bit codes for the panel are calculated and stored in the buffer. During the same two pixel times, previously stored 3-bit codes are read out of the buffer and sent to upper and lower halves of the panel.

There is no difference between a half frame buffer and a full frame buffer in the effect on display memory bandwidth. Both options require 0.4 bytes per pixel to be read and written during each pixel

time. If the buffer is located in main display memory, the total effect is 0.8 extra bytes of memory access per pixel (regardless of pixel depth). In 16 bpp modes, a total of 2.8 bytes of memory access must be performed per pixel -- 2 bytes for the 16 original pixel bits, plus 0.8 byte for the buffer bits. The 65554 actually reads and writes one DWORD in the buffer for every 10 pixels, which is the same as 0.8 bytes per pixel. For mode support calculations, it is usually best to assume 1.0 byte per pixel instead of 0.8, since the RAS overhead for STN-DD buffer accesses is somewhat higher than for normal pixel accesses due to shorter DRAM bursts.

The half frame buffer has a timing characteristic for the panel that may be either a problem or an advantage, depending on the application: the panel is refreshed at twice the pixel rate imposed on the display memory. In simultaneous CRT and panel mode, this means that the pixel rate is dictated by the CRT requirements, and the panel is refreshed at twice that rate. This may exceed panel timing limitations. On the other hand, in panel-only mode the pixel rate from display memory can be reduced to half of what a CRT would need, which imposes half the burden on display memory bandwidth and allows more complex video modes to be supported by the available display memory bandwidth.

The full frame buffer allows the panel refresh rate to be the same as the CRT in simultaneous display mode, but requires the buffer size to be twice as large (full frame instead of half frame, though only 0.4 bytes per pixel).

A.12 Horizontal and Vertical Clocking

Clocking within a horizontal scan line is generally programmed in units of 8 DCLK cycles (8 pixels), often referred to as "character" clocks (for graphics modes as well as text modes). The "character" clocks are numbered from 0 to n-1, where "n" is the total number of character clocks per horizontal scan (including blanking and border intervals as well as the "addressable video" interval). Character clock #0 corresponds to the start of the "addressable video" interval, also known as the "Display Enable" interval. Starting at character clock #0, the following horizontal timing events occur:

- End of Display Enable
- Start of horizontal blanking (end of right border)
- Horizontal sync pulse start and end
- End of horizontal blanking
(Start of left border. This border area is actually for the next physical scan line.)
- End of left border area and start of Display Enable (This corresponds to the "Horizontal Total" parameter.)

Similarly, vertical clocking is generally programmed in units of scan lines, numbered from 0 to m-1, where "m" is the total number of scan lines per complete frame and "0" corresponds to the first scan line containing addressable video information. Starting at scan line #0, the following vertical timing events occur:

- End of addressable video
- Start of vertical blanking (end of bottom border)
- Vertical sync pulse start and end
- End of vertical blanking (start of top border)
(This border area is actually for the next physical frame.)
- End of top border area and start of addressable video. This corresponds to the "Vertical Total" parameter.)

Vertical timing can also be "interlaced," meaning that even numbered scan lines are displayed during one vertical sweep and odd numbered lines are displayed during the next vertical sweep. This allows more time (two vertical sweeps instead of one) to display a complete frame, which reduces video bandwidth requirements while preserving a reasonably flicker-free image. North American TV standards use a 60 Hz vertical sync frequency, interlaced for 30 Hz effective frame rate, with 525 scan lines total per frame (even lines plus odd, including blanking). The horizontal sync frequency is $525 \times 30\text{Hz} = 15.75 \text{ KHz}$.

To achieve interlacing, the sweep of odd-numbered lines is offset by half of a scan line relative to the sweep of even-numbered lines, i.e., the vertical sync pulse for alternate frames occurs in the middle of a scan line interval (during vertical blanking) instead of at the end. North American TV standards literally sweep 262.5 scan lines on each vertical sweep (60Hz). Each scan line remains full length, but the vertical sync for alternating frames occurs at the middle of the scan line. In the 65554, a CHIPS Super VGA extension register allows the exact placement of the half-line vertical sync pulse to be programmable, for optimum centering of odd scan lines between adjacent even scan lines.

Computer CRT displays generally need about 25% of the Horizontal Total for horizontal border and blanking intervals, and at least 5% of the Vertical Total for vertical border and blanking. Flat panels typically can operate with smaller margins for these "non-addressable" intervals.

APPENDIX B

VGA STANDARD MODES

This page intentionally left blank.

B VGA Standard Modes

	Index	0/1	0*1*	0+/1+	2/3	2*/3*	2+/3+	4/5	6	7	7+	D	E	F	10	11	12	13
Character columns		40	40	40	80	80	80	40	80	80	80	40	80	80	80	80	80	40
Character rows		25	25	25	25	25	25	25	25	25	25	25	25	25	25	30	30	25
Character cell size		08	14	16	08	14	16	08	08	14	16	08	08	14	14	16	16	08
Misc. Output (MSR)	00	63	A3	67	63	A3	67	63	63	A6	66	63	63	A2	A3	E3	E3	63
Feature Control	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
SR Sequencer Registers	Index	0/1	0*1*	0+/1+	2/3	2*/3*	2+/3+	4/5	6	7	7+	D	E	F	10	11	12	13
Reset	00	03	03	03	03	03	03	03	03	03	03	03	03	03	03	03	03	03
Clocking Mode	01	09	09	08	01	01	00	09	01	00	00	09	01	01	01	01	01	01
Map Mask	02	03	03	03	03	03	03	03	01	03	03	0F	0F	0F	0F	0F	0F	0F
Character Gen Sel	03	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Memory Mode	04	02	02	02	02	02	02	02	06	03	02	06	06	06	06	06	06	0E
GR Graphics Controller	Index	0/1	0*1*	0+/1+	2/3	2*/3*	2+/3+	4/5	6	7	7+	D	E	F	10	11	12	13
Set/Reset	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Enable Set/Reset	01	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Color Compare	02	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Data rotate	03	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Read map select	04	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Mode Register	05	10	10	10	10	10	10	30	00	10	10	00	00	00	00	00	00	40
Miscellaneous	06	0E	0E	0E	0E	0E	0E	0F	0D	0A	0A	05	05	05	05	05	05	05
Color don't care	07	00	00	00	00	00	00	00	00	00	00	0F	0F	0F	0F	01	0F	0F
Bit mask	08	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF
CRT Controller Reg	Index	0/1	0*1*	0+/1+	2/3	2*/3*	2+/3+	4/5	6	7	7+	D	E	F	10	11	12	13
Horizon Total	00	2D	2D	2D	5F	5F	5F	2D	5F	5F	5F	2D	5F	5F	5F	5F	5F	5F
Hor Disp Enbl End	01	27	27	27	4F	4F	4F	27	4F	4F	4F	27	4F	4F	4F	4F	4F	4F
Hor Blanking Start	02	28	28	28	50	50	50	28	50	50	50	28	50	50	50	50	50	50
Hor Blanking End	03	90	90	90	82	82	82	90	82	82	82	90	82	82	82	82	82	82
Hor Sync Start	04	2B	2B	2B	55	55	55	2B	54	55	55	2B	54	54	54	54	54	54
Hor Sync End	05	A0	A0	A0	81	81	81	80	80	81	81	80	80	80	80	80	80	80
Vertical Total	06	BF	BF	BF	BF	BF	BF	BF	BF	BF	BF	BF	BF	BF	BF	BF	BF	BF
Overflow	07	1F	1F	1F	1F	1F	1F	1F	1F	1F	1F	1F	1F	1F	1F	3E	3E	1F
Preset Row Scan	08	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Max Scan Line	09	C7	4D	4F	C7	4D	4F	C1	C1	4D	4F	C0	C0	40	40	40	40	41
Cursor Start	0A	06	0B	0D	06	0B	0D	00	00	0B	0D	00	00	00	00	00	00	00
Cursor End	0B	07	0C	0E	07	0C	0E	00	00	0C	0E	00	00	00	00	00	00	00
Start Address High	0C	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Start Address Low	0D	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Text Cursor Location High	0E	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Text Cursor Location Low	0F	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Verr retrace start	10	9C	83	9C	9C	83	9C	9C	9C	83	9C	9C	9C	83	83	EA	EA	9C
Vert retrace end	11	8E	85	8E	8E	85	8E	8E	8E	85	8E	8E	8E	85	85	8C	8C	8E
Vert Display Enable End	12	8F	5D	8F	8F	5D	8F	8F	8F	5D	8F	8F	8F	5D	5D	DF	DF	8F
Offset	13	14	14	14	28	28	28	14	28	28	28	14	28	28	28	28	28	28
Underline Location	14	1F	1F	1F	1F	1F	1F	00	0D	0F	00	00	0F	0F	00	00	00	40
Vertical Blanking Start	15	95	63	96	96	63	96	96	96	63	96	96	96	63	63	E7	E7	96
Vertical Blanking End	16	B9	BA	B9	B9	BA	B9	B9	B9	BA	B9	B9	B9	BA	BA	04	04	B9
CRT Mode Control	17	A3	A3	A3	A3	A3	A3	A2	C2	A3	A3	E3	E3	E3	E3	C3	E3	A3
Line Compare	18	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF
AR Attribute Controller	Index	0/1	0*1*	0+/1+	2/3	2*/3*	2+/3+	4/5	6	7	7+	D	E	F	10	11	12	13
Palette 0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Palette 1	01	01	01	01	01	01	01	13	17	08	08	01	01	08	01	3F	01	01
Palette 2	02	02	02	02	02	02	02	15	17	08	08	02	02	00	02	3F	02	02
Palette 3	03	03	03	03	03	03	03	17	17	08	08	03	03	00	03	3F	03	03
Palette 4	04	04	04	04	04	04	04	02	17	08	08	04	04	18	04	3F	04	04
Palette 5	05	05	05	05	05	05	05	04	17	08	08	05	05	18	05	3F	05	05
Palette 6	06	06	14	14	06	14	14	06	17	08	08	06	06	00	14	3F	14	05
Palette 7	07	07	07	07	07	07	07	07	17	08	08	07	07	00	07	3F	07	07
Palette 8	08	10	38	38	10	38	38	10	17	10	10	10	10	00	38	3F	38	08
Palette 9	09	11	39	39	11	39	39	11	17	18	18	11	11	08	39	3F	39	09
Palette A	0A	12	3A	3A	12	3A	3A	12	17	18	18	12	12	00	3A	3F	3A	0A
Palette B	0B	13	3B	3B	13	3B	3B	13	17	18	18	13	13	00	3B	3F	3B	0B
Palette C	0C	14	3C	3C	14	3C	3C	14	17	18	18	14	14	00	3C	3F	3C	0C
Palette D	0D	15	3D	3D	15	3D	3D	15	17	18	18	15	15	18	3D	3F	3D	0D
Palette E	0E	16	3E	3E	16	3E	3E	16	17	18	18	16	16	00	3E	3F	3E	0E
Palette F	0F	17	3F	3F	17	3F	3F	17	17	18	18	17	17	00	3F	3F	3F	0F
Mode Control	10	08	08	0C	08	08	0C	01	01	0E	0E	01	01	0B	01	01	01	41
Overscan Color	11	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Color Plane Enbl	12	0F	0F	0F	0F	0F	0F	03	01	0F	0F	0F	0F	05	0F	0F	0F	0F
Horiz Pixel Panning	13	00	00	08	00	00	08	00	00	08	08	00	00	00	00	00	00	00

This page intentionally left blank.

APPENDIX C

PANEL POWER SEQUENCING

This page intentionally left blank.

C. Panel Power Sequencing

Flat panel displays are extremely sensitive to conditions where full biasing voltage VEE is applied to the liquid crystal material without enabling the control and data signals to the panel. This results in severe damage to the panel and may disable the panel permanently.

The graphics controller provides a simple method to provide or remove power to the flat panel display in a sequence of stages when entering various modes of operation to conserve power and provide safe operation to the flat panel.

Three pins called ENAVEE, ENAVDD and ENABKL are provided to regulate the LCD Bias Voltage (VEE), the driver electronics logic voltage

(VDD), and the backlight voltage (BKL) to provide intelligent power sequencing to the panel. The delay between each stage in the sequence is programmable via the Panel Power Sequencing Delay Register (FR04).

The graphics controller performs the 'panel off' sequence when the STNDBY# input becomes low, or if bit 3 of the Power Down Control 1 Register (FR05) is set to 1.

The graphics controller performs the 'panel on' sequence when the STNDBY# input becomes high, or if bit 3 of the Power Down Control 1 Register (FR05) is set to 0.

This page intentionally left blank.

APPENDIX D

HARDWARE CURSOR AND POP UP WINDOW

This page intentionally left blank.

D HARDWARE CURSOR AND POP UP WINDOW

The graphics controller provides a pair of hardware-based cursors, called “cursor 1” and “cursor 2.” Cursor 1 is normally used to provide the arrow pointer in most GUI applications and operating systems. Cursor 2 has no pre-assigned purpose, however it is assumed that it will be used to provide some form of pop-up window.

Off-screen memory in the frame buffer is used to provide the locations where the data for both cursor 1 and cursor 2 are kept. This allows each cursor to be displayed and used without altering the main image stored in the frame buffer being altered. Each cursor may have multiple patterns stored in these off-screen memory locations. This makes it possible to change each cursor’s appearance simply by switching from one stored image to another.

Two sets of eight registers (XRA0-XRA7 for cursor 1, and XRA8-XRAF for cursor 2) provide the means to configure and position both cursors. In each set of eight registers, two are used to enable, disable, and configure each cursor.

Another pair of registers from each set specifies the base address within the frame buffer memory where the cursor data is kept. These registers also provide a way to select one of up to sixteen cursor patterns to be used. The remaining four registers of each set are used to provide the X and Y coordinates to control the current location of each cursor relative to the upper left-hand corner of the display.

Two sets of four alternate color data positions added to the RAMDAC provide places in which the colors for each of the two cursors are specified (positions 0-3 for cursor 2 colors 0-3, and positions 4-7 for cursor 1 colors 0-3). These alternate color data positions are accessed by the same sub-addressing scheme used to access the standard color data positions of the main RAMDAC palette, with the exception that a bit in the Pixel Pipeline Configuration Register 0 (XR80) must be set so that the alternate color data positions are accessible in place of the standard color data positions.

D.1 Cursor Configuration

Registers XRA0-XRA3 and registers XRA8-XRAB are used to enable/disable and configure cursor 1 and cursor 2.

D.1.1 Basic Cursor Configuration

Cursor 1 and cursor 2 can each be independently disabled or configured for one of six possible modes using the Cursor 1 Control Register (XRA0) and the Cursor 2 Control Register (XRA8). Detailed descriptions of each of these six modes are provided later in this document.

Horizontal and/or vertical stretching are functions that may be independently enabled or disabled for each cursor using these registers. Similar to the stretching functions used with the main display image, the stretching functions for each of the cursors only apply to flat panel displays. When enabled, the horizontal and vertical stretching functions for each cursor use the same stretching algorithms and parameter settings selected in the registers used to control the horizontal and vertical stretching functions for the main display image. The horizontal and vertical stretching functions for each cursor can be enabled or disabled entirely independent of the horizontal and vertical stretching functions for the main display image.

These same two registers also provide the means to enable or disable blinking for each cursor, and to choose between two possible locations on the screen for the origin of the coordinate system used to specify the cursor location. A bit in each of these registers provides the ability to choose either the upper left-hand corner of the active display area, or the outer-most upper left-hand corner of the display border surrounding the active display area as the exact location of the origin for the coordinate system for each cursor.

Finally, each of these registers allows the vertical extension function to be enabled or disabled for each cursor. The vertical extension function allows the height of the cursor to be specified independently from its width, allowing cursors of a non-square shape to be created. This function is discussed in more detail in section D.1.3.

D.1.2 Base Address for Cursor Data

The Cursor 1 Base Address Low Register (XRA2) and the Cursor 1 Base Address High Register (XRA3) are used to program the base address in the frame buffer at which the cursor data for cursor 1 begins. The Cursor 2 Base Address Low Register (XRAA) and the Cursor 2 Base Address High Register (XRAB) provide this function for cursor 2. The base address values stored in these registers actually specify an offset relative to the base address at which the frame buffer begins.

The amount of space allocated for cursor data for each cursor is 4KB. More than one cursor pattern may be stored within this space, depending on the cursor size. While bits in both the high and low base address registers for each of the cursors are combined to provide the base addresses, the upper four bits of each of the low base address registers (XRA2 for cursor 1, and XRAA for cursor 2) are used to select which of the available patterns stored within each space is to be used for each of the cursors. In the 32 x 32 x 2bpp AND/XOR pixel plane mode, up to sixteen 256 byte patterns can be stored in the 4KB memory space, and all four of the upper bits of the low base address registers are used in selecting one of these sixteen possible patterns. In all three modes with a cursor resolution of 64x64 pixels, up to four patterns of 1KB in size can be stored in the 4KB memory space, and the uppermost two of these four bits are used to select one of these four possible patterns (the other two bits should be set to 0). In both modes with a cursor resolution of 128x128 pixels, only up to two patterns of 2KB in size can be stored, and only the uppermost bit of the four bits is used to select between them (the other three bits should be set to 0).

D.1.3 Cursor Vertical Extension

The cursor vertical extension feature allows the vertical size (height) of either cursor in any of the six possible modes to be altered independently of the height normally specified by the choice of cursor mode. The cursor mode still determines the width of the cursor. This feature allows the cursor to have a non-square shape.

This feature is enabled via bit 3 of either the Cursor 1 Control Register (XRA0) for cursor 1 or the Cursor 2 Control Register (XRA8) for cursor 2. Once enabled, the height of the given cursor must be specified -- either in the Cursor 1 Vertical Extension Register (XRA1) for cursor 1, or in the Cursor 2 Vertical Extension Register (XRA9) for cursor 2.

Total size of the cursor data for a given cursor can not exceed the 4KB allotted for the cursor data of each cursor. This places a limit on the height of a cursor of given width and color depth. This also has implications concerning how many patterns may be stored in this space for the given cursor, and the mechanics of selecting which of those patterns is to be displayed using the upper four bits of the low base address register for each cursor.

D.1.4 Cursor Colors

The colors for drawing each of the two cursors are specified in two sets of four alternate color data positions added to the RAMDAC (positions 0-3 for cursor 2 colors 0-3, and positions 4-7 for cursor 1 colors 0-3). These alternate color data positions are accessed using the same sub-addressing scheme used to access the standard color data positions of the main RAMDAC palette, but with bit 0 in the Pixel Pipeline Configuration Register 0 (XR80) set so that the alternate color data positions are made accessible in place of the standard positions.

If the use of a border is enabled, color data positions 6 and 7, which provide colors 2 and 3 for cursor 1, will specify the border colors for the CRT and flat-panel. This will limit cursor 1 to only colors 0 and 1. This limit on cursor 1 will not impact either of the AND/XOR pixel plane modes, or either of the cursor modes with a cursor resolution of 128x128 pixels because none of these four modes use cursor colors 2 or 3.

D.2. Cursor Modes

Each cursor can be independently disabled or set to one of six possible modes. This is done via bits 2-0 in XRA0 for cursor 1 and in XRA8 for cursor 2. The main features distinguishing these modes from each other are the manner in which the cursor data is organized in memory and the meaning of the bits corresponding to each pixel position. The six possible modes are:

- 32x32x2bpp AND/XOR pixel plane mode
- 64x64x2bpp AND/XOR pixel plane mode
- 64x64x2bpp 4-color mode
- 64x64x2bpp 3-color and transparency mode
- 128x128x1bpp 2-color mode
- 128x128x1bpp 1-color and transparency mode

The first two modes are designed to follow the Microsoft Windows 2-plane cursor data structure to ease the work of programming the cursor(s) for that particular GUI environment. The other four modes are intended to improve upon the first two by providing additional color options or a larger resolution.

The following pages discuss the various modes in greater detail.

D.2.1 32x32x2bpp & 64x64x2bpp AND/XOR Pixel Plane Modes

These two modes are designed to follow the Microsoft Windows™ cursor data plane structure, which provides two colors that may be used to draw the cursor, a third color for transparency (which allows the main display image behind the cursor to show through), and a fourth color for inverted transparency (which allows the main display image behind the cursor to show through, but with its color inverted). Each pixel position within the cursor is defined by the combination of two bits of data, each of which is stored in planes referred to as the “AND” plane and the “XOR” plane.

In the 32x32x2bpp AND/XOR pixel plane mode, it is possible to have up to 16 different 256byte patterns stored in a 4KB memory space starting at the base address specified in the low and high base address registers for the given cursor. In 64x64x2bpp AND/XOR pixel plane mode, only up to 4 different 1KB patterns may be stored.

The tables that follow show how the cursor data is organized in memory for each of these two modes:

Table D-1: Memory Organization 32x32x2bpp AND/XOR Pixel Plane Mode

Offset	Plane	Pixels
000h	AND	31-0 on line 0 of pattern 0
004h	AND	31-0 on line 1 of pattern 0
008h	XOR	31-0 on line 0 of pattern 0
00Ch	XOR	31-0 on line 1 of pattern 0
010h	AND	31-0 on line 2 of pattern 0
014h	AND	31-0 on line 3 of pattern 0
...
0F0h	AND	31-0 on line 30 of pattern 0
0F4h	AND	31-0 on line 31 of pattern 0
0F8h	XOR	31-0 on line 30 of pattern 0
0FCh	XOR	31-0 on line 31 of pattern 0
100h	AND	31-0 on line 0 of pattern 1
104h	AND	31-0 on line 1 of pattern 1
...
FF8h	XOR	31-0 of line 30 of pattern 1
FFCh	XOR	31-0 of line 31 of pattern 1

Table D-2: Memory Organization 64x64x2bpp AND/XOR Pixel Plane Mode

Offset	Plane	Pixels
000h	AND	31-0 on line 0 of pattern 0
004h	AND	63-32 on line 0 of pattern 0
008h	XOR	31-0 on line 0 of pattern 0
00Ch	XOR	63-32 on line 0 of pattern 0
010h	AND	31-0 on line 1 of pattern 0
014h	AND	63-32 on line 1 of pattern 0
...
3F0h	AND	31-0 on line 63 of pattern 0
3F4h	AND	63-32 on line 63 of pattern 0
3F8h	XOR	31-0 on line 63 of pattern 0
3FCh	XOR	63-32 on line 63 of pattern 0
400h	AND	31-0 on line 0 of pattern 1
404h	AND	63-32 on line 0 of pattern 1
...
FF8h	XOR	31-0 on line 63 of pattern 3
FFCh	XOR	63-32 on line 63 of pattern 3

The meaning of the single bit in a given pixel position in the XOR plane changes depending on the bit in the corresponding position in the AND plane. If the value of the bit for a given pixel position in the AND plane is 0, then part of the cursor will be displayed at that pixel position, and the value of the corresponding bit in the XOR plane selects one of the two available cursor colors to be displayed there. Otherwise, if the value of the bit in the AND plane is 1, then that pixel position of the cursor will become transparent, allowing a pixel of the main display image behind the cursor to show through, and the value of the corresponding bit in the XOR plane chooses whether or not the color of the pixel of the main display image will be inverted. Table 2-3 summarizes this information.

Table D-3: Pixel Data 32x32x2bpp and 64x64x2bpp AND/XOR Pixel Plane Modes

AND Plane Pixel Data	XOR Plane Pixel Data	Color Displayed at the Corresponding Pixel Position
0	0	Cursor color 0
0	1	Cursor color 1
1	0	Transparent. The pixel of the main display image behind cursor shows through
1	1	Transparent, but inverted. The pixel of the main display image behind cursor shows through with inverted color

D.2.2 64x64x2bpp 4-Color Mode

This mode provides four colors for drawing the cursor. There is no provision for transparency in the 64x64 pixel space occupied by the cursor, so unless the image behind the cursor is the same color as one of the four colors used to draw the cursor, the cursor will appear to be a 64 x64 pixel square. Each pixel position within the cursor is defined by the combination of two bits, each of which is stored in planes referred to as plane 0 and plane 1.

In this mode, it is possible to have up to 4 different 1KB patterns stored in a 4KB memory space starting at the base address specified in the low and high base address registers for the given cursor.

The following tables show how the cursor data is organized in memory and the meaning of the two bits for each pixel position.

**Table D-4: Memory Organization
64x64x2bpp 4-Color Mode**

Offset	Plane	Pixels
000h	0	31-0 on line 0 of pattern 0
004h	0	63-32 on line 0 of pattern 0
008h	1	31-0 on line 0 of pattern 0
00Ch	1	63-32 on line 0 of pattern 0
010h	0	31-0 on line 1 of pattern 0
014h	0	63-32 on line 1 of pattern 0
...
3F0h	0	31-0 on line 63 of pattern 0
3F4h	0	63-32 on line 63 of pattern 0
3F8h	1	31-0 on line 63 of pattern 0
3FCh	1	63-32 on line 63 of pattern 0
400h	0	31-0 on line 0 of pattern 1
404h	0	63-32 on line 0 of pattern 1
...
FF8h	1	31-0 on line 63 of pattern 3
FFCh	1	63-32 on line 63 of pattern 3

**Table D-5: Pixel Data
64x64x2bpp 4-Color Mode**

Plane 0 Pixel Data	Plane 1 Pixel Data	Color Displayed at the Corresponding Pixel Position
0	0	Cursor color 0
0	1	Cursor color 1
1	0	Cursor color 2
1	1	Cursor color 3

D.2.3 64x64x2bpp 3-Color and Transparency Mode

This mode provides three colors for drawing the cursor, and a fourth color for transparency (which allows the main display image behind the cursor to show through). Each pixel position in the cursor is defined by the combination of two bits, stored in planes called to as plane 0 and plane 1.

In this mode, it is possible to have up to 4 1KB different patterns of 1KB bytes in size stored in a 4KB memory space starting at the base address specified in the low and high base address registers for the given cursor.

The tables that follow show how the cursor data is organized in memory and the meaning of the two bits for each pixel position.

**Table D-6: Memory Organization
64x64x2bpp 3-Color & Transparency Mode**

Offset	Plane	Pixels
000h	0	31-0 on line 0 of pattern 0
004h	0	63-32 on line 0 of pattern 0
008h	1	31-0 on line 0 of pattern 0
00Ch	1	63-32 on line 0 of pattern 0
010h	0	31-0 on line 1 of pattern 0
014h	0	63-32 on line 1 of pattern 0
...
3F0h	0	31-0 on line 63 of pattern 0
3F4h	0	63-32 on line 63 of pattern 0
3F8h	1	31-0 on line 63 of pattern 0
3FCh	1	63-32 on line 63 of pattern 0
400h	0	31-0 on line 0 of pattern 1
404h	0	63-32 on line 0 of pattern 1
...
FF8h	1	31-0 on line 63 of pattern 3
FFCh	1	63-32 on line 63 of pattern 3

**Table D-7: Pixel Data
64x64x2bpp 3-Color & Transparency Mode**

Plane 0 Pixel Data	Plane 1 Pixel Data	Color Displayed at the Corresponding Pixel Position
0	0	Cursor color 0
0	1	Cursor color 1
1	0	Transparent Pixel of the image behind the cursor shows through
1	1	Cursor color 3

D.2.4 128x128x1bpp 2-Color Mode

This mode provides two colors for drawing the cursor. There is no provision for transparency in the 128x128 pixel space occupied by the cursor, so unless the image behind the cursor is the same color as one of the two colors used to draw the cursor, the cursor will appear as a 128x128 pixel square.

In this mode, it is possible to have only up to 2 different 2KB patterns stored in a 4KB memory space starting at the base address specified in the low and high base address registers for the given cursor.

The tables that follow show how the cursor data is organized in memory and the meaning of the bit for each position.

**Table D-8: Memory Organization
128x128x1bpp 2-Color Mode**

Offset	Pixels
000h	31-0 on line 0 of pattern 0
004h	63-32 on line 0 of pattern 0
008h	95-64 on line 0 of pattern 0
00Ch	127-96 on line 0 of pattern 0
010h	31-0 on line 1 of pattern 0
014h	63-32 on line 1 of pattern 0
...	...
7F0h	31-0 on line 127 of pattern 0
7F4h	63-32 on line 127 of pattern 0
7F8h	95-64 on line 127 of pattern 0
7FCh	127-96 on line 127 of pattern 0
800h	31-0 on line 0 of pattern 1
804h	63-32 on line 0 of pattern 1
...	...
FF8h	95-64 on line 127 of pattern 1
FFCh	127-96 on line 127 of pattern 1

**Table D-9: Pixel Data
128x128x1bpp 2-Color Mode**

Pixel Data Bit	Color Displayed at the Corresponding Pixel Position
0	Cursor color 2
1	Cursor color 3

D.2.5 The 128x128x1bpp 1-Color and Transparency Mode

This mode provides one color for drawing the cursor, and a second color for transparency (which allows the image behind the cursor to show through).

In this mode, it is possible to have only up to 2 different 2KB patterns stored in a 4KB memory space starting at the base address specified in the low and high base address registers for the given cursor. The tables that follow show how the cursor data is organized in memory and the meaning of the bit for each position.

**Table D-10: Memory Organization
128x128x1bpp 1-Color & Transparency Mode**

Offset	Pixels
000h	31-0 on line 0 of pattern 0
004h	63-32 on line 0 of pattern 0
008h	95-64 on line 0 of pattern 0
00Ch	127-96 on line 0 of pattern 0
010h	31-0 on line 1 of pattern 0
014h	63-32 on line 1 of pattern 0
...	...
7F0h	31-0 on line 127 of pattern 0
7F4h	63-32 on line 127 of pattern 0
7F8h	95-64 on line 127 of pattern 0
7FCh	127-96 on line 127 of pattern 0
800h	31-0 on line 0 of pattern 1
804h	63-32 on line 0 of pattern 1
...	...
FF8h	95-64 on line 127 of pattern 1
FFCh	127-96 on line 127 of pattern 1

**Table D-11: Pixel Bit Definitions
128x128x1bpp 1-Color & Transparency Mode**

Pixel Data Bit	Color Displayed at the Corresponding Pixel Position
0	Transparent. Pixel of the image behind cursor shows through
1	Cursor color 2

D.3 Cursor Positioning

Registers XRA4-XRA7 and registers XRAC-XRAF are used to position cursor 1 and cursor 2, respectively, on the display. Two registers from each group provide the high and low bytes for the value specifying the horizontal position, and the other two provide the high and low bytes for the value specifying the vertical position.

A bit in one of the configuration registers (XRA0 for cursor 1 and XRA8 for cursor 2) selects whether the values programmed into these registers are interpreted as being relative to the upper left-hand corner of the active display area or to the outer-most upper left-hand corner of the border surrounding the active display area.

The values provided to these registers are signed 12-bit integers. Since the origin of the coordinate

system is generally relative to the upper left corner of the display, the horizontal value is a positive integer, while the vertical value is negative.

These registers are double-buffered and synchronized to VSYNC to ensure that the cursor never appears to come apart in multiple fragments as it is being moved across the screen. To change a cursor position, all four of its position registers must be written, and they must be written in sequence (that is, in order from XRA4 to XRA7 for cursor 1, and in order from XRAC to XRAF for cursor 2.) The hardware will only update the position with the next VSYNC if the registers are written in sequence.

This page intentionally left blank.

APPENDIX E

BITBLT ENGINE

This page intentionally left blank.

E. HiQVideo™ Series BitBLT Engine

E.1 Introduction

The graphics controller provides a hardware-based BitBLT engine to offload the work of moving blocks of graphics data from the host CPU. Although the BitBLT engine is often used simply to copy a block of graphics data from the source to the destination, it also has the ability to perform more complex functions. The BitBLT engine is capable of receiving three different blocks of graphics data as input as shown in Figure E-1. The source data may exist either in the frame buffer or it may be provided by the host CPU from some other source such as system memory. The pattern data always represents an 8x8 block of pixels that must be located in the frame buffer, usually within the off-screen portion. The data already residing at the destination may also be used as an input, but this data must also be located in the frame buffer.




Figure E-1: Block Diagram and Data Paths of the BitBLT Engine

The BitBLT engine may use any combination of these three different blocks of graphics data as operands, in both bit-wise logical operations to generate the actual data to be written to the destination, and in per-pixel write-masking to control the writing of data to the destination. It is intended that the BitBLT engine will perform these bit-wise and per-pixel operations on color graphics data that is at the same color depth as that to which the rest of the graphics system has been set. However, if either the source or pattern data is monochrome, the BitBLT engine has the ability to put either block of graphics data through a process called “color expansion” which converts monochrome graphics data to color. Since the destination is often a location in the on-screen portion of the frame buffer, it is assumed that any data already at the destination will be of the appropriate color depth.

E.2 Basic BitBLT Functional Considerations

E.2.1 Color Depth Configuration and Color Expansion

The graphics system can be configured for color depths of 1, 2, 4, 8, 16, 24, and 32 bits per pixel, while the BitBLT engine is intended to work with graphics data having a color depth of only 8, 16, or 24 bits per pixel. It is assumed that the BitBLT engine will not be used when the graphics system has been configured for a color depth that the BitBLT engine was not designed to support. In theory, it is possible to configure the BitBLT engine and graphics system for different color depths, but this is not a recommended practice.

The configuration of the BitBLT engine for a given color depth dictates the number of bytes of graphics data that the BitBLT engine will read and write for each pixel while performing a BitBLT operation. It is assumed that any graphics data already residing at the destination which will be used as an input will already be at the color depth to which the BitBLT engine is configured. Similarly, it is assumed that any source or pattern data used as an input will have this same color depth, unless one or both is monochrome. If either the source or pattern data is monochrome, the BitBLT engine will perform a process called “color expansion” to convert such monochrome data to color at the color depth to which the BitBLT engine has been set.

During “color expansion” the individual bits of monochrome source or pattern data that correspond to individual pixels are converted into 1, 2, or 3 bytes (whichever is appropriate for the color depth to which the BitBLT engine has been set). If a given bit of monochrome source or pattern data carries a value of 1, then the byte(s) of color data resulting from the conversion process will be set to carry the value of a specified foreground color. If a given bit of monochrome source or pattern data carries a value of 0, the resulting byte(s) will be set to the value of a specified background color.

The BitBLT engine is configured for a color depth of 8, 16, or 24 bits per pixel through the BitBLT Configuration Register (XR20). Whether the source and pattern data are color or monochrome must be specified using bits 12 and 18, respectively, in the BitBLT Control Register (BR04). Foreground and background colors for the color expansion of both monochrome source and pattern data may be specified using the Pattern/Source Expansion Foreground Color Register (BR02) and the Pattern/Source Expansion Background Color Register (BR01). Alternatively, depending upon the revision level of the graphics controller, and if bit 27 of the Monochrome Source Control Register (BR03) is set to 1, the foreground and background colors used in the color expansion of monochrome source data may be specified independently of those used for the color expansion of monochrome pattern data by using the Source Expansion Foreground Color Register (BR09) and the Source Expansion Background Color Register (BR0A).

E.2.2 Graphics Data Size Limitations

The BitBLT engine is capable of transferring very large quantities of graphics data. Any graphics data read from and written to the destination is permitted to represent a number of pixels that occupies up to 8191 scan lines and up to 8191 bytes per scan line at the destination. The maximum number of pixels that may be represented per scan line’s worth of graphics data depends on the color depth.

Any source data used as an input must represent the same number of pixels as is represented by any data read from or written to the destination, and it must be organized so as to occupy the same number of scan lines and pixels per scan line. Despite these constraints, if the block of source data is received from the host CPU, it may be received as part of a much larger stream of data sent by the host CPU. The BitBLT engine may be programmed to skip over various quantities of bytes in a stream of data received from the host CPU in order to reach the bytes containing valid source data.

The actual number of scan lines and bytes per scan line required to accommodate data read from or written to the destination are set in the Destination Width & Height Register (BR08). These two values are essential in the programming of the BitBLT engine, because it uses these two values to determine when a given BitBLT operation has been completed. The act of writing a non-zero value for the height into this register is the signal to the BitBLT engine to begin performing the BitBLT operation for which it has been programmed.

E.2.3 Bit-Wise Operations

The BitBLT engine can perform any one of 256 possible bit-wise operations using various combinations of the three previously described blocks of graphics data that the BitBLT engine can receive as input. These 256 possible bit-wise operations are designed to be compatible with the manner in which raster operations are specified in the standard BitBLT parameter block normally used in the Microsoft® Windows™ environment, without translation.

The choice of bit-wise operation selects which of the three inputs will be used, as well as the particular logical operation to be performed on corresponding bits from each of the selected inputs. The BitBLT engine will automatically forego reading any form of graphics data that has not been specified as an input by the choice of bit-wise operation. An 8-bit code written to the BitBLT Control Register (BR04) chooses the bit-wise operation. Tables E-1(1-4) on the following pages list the available bit-wise operations and their corresponding 8-bit codes.

Table E-1: Bit-Wise Operations and 8-bit Codes (00 - 3F)

Code	Value Written to Bits at Destination	Code	Value Written to Bits at Destination
00	writes all 0's	20	D and (P and (notS))
01	not(D or (P or S))	21	not(S or(D xor P))
02	D and (not(P or S))	22	D and (notS)
03	not(P or S)	23	not(S or (P and (notD)))
04	S and (not(D or P))	24	(S xor P) and (D xor S)
05	not(D or P)	25	not(P xor (D and (not(S and P))))
06	not(P or (not(D xor S)))	26	S xor (D or (P and S))
07	not(P or (D and S))	27	S xor (D or (not(P xor S)))
08	S and (D and (notP))	28	D and (P xor S)
09	not(P or (D xor S))	29	not(P xor (S xor (D or (P and S)))
0A	D and (notP)	2A	D and (not(P and S))
0B	not(P or (S and (notD)))	2B	not(S xor ((S xor P) and (P xor D)))
0C	S and (notP)	2C	S xor (P and (D or S))
0D	not(P or (D and (notS)))	2D	P xor (S or (notD))
0E	not(P or (not(D or S)))	2E	P xor (S or (D xor P))
0F	notP	2F	not(P and (S or (notD)))
10	P and (not(D or S))	30	P and (notS)
11	not(D or S)	31	not(S or (D and (notP)))
12	not(S or (not(D xor P)))	32	S xor (D or (P or S))
13	not(S or (D and P))	33	notS
14	not(D or (not(P xor S)))	34	S xor (P or (D and S))
15	not(D or (P and S))	35	S xor (P or (not(D xor S)))
16	P xor (S xor (D and (not(P and S))))	36	S xor (D or P)
17	not(S xor ((S xor P) and (D xor S)))	37	not(S and (D or P))
18	(S xor P) and (P xor D)	38	P xor (S and (D or P))
19	not(S xor (D and (not(P and S))))	39	S xor (P or (notD))
1A	P xor (D or (S and P))	3A	S xor (P or (D xor S))
1B	not(S xor (D and (P xor S)))	3B	not(S and (P or (notD)))
1C	P xor (S or (D and P))	3C	P xor S
1D	not(D xor (S and (P xor D)))	3D	S xor (P or (not(D or S)))
1E	P xor (D or S)	3E	S xor (P or (D and (notS)))
1F	not(P and (D or S))	3F	not(P and S)

Notes: S = Source Data
P = Pattern Data
D = Data Already Existing at the Destination

Table E-2: Bit-Wise Operations and 8-bit Codes (40 - 7F)

Code	Value Written to Bits at Destination	Code	Value Written to Bits at Destination
40	$P \text{ and } (S \text{ and } (\text{not}D))$	60	$P \text{ and } (D \text{ xor } S)$
41	$\text{not}(D \text{ or } (P \text{ xor } S))$	61	$\text{not}(D \text{ xor } (S \text{ xor } (P \text{ or } (D \text{ and } S))))$
42	$(S \text{ xor } D) \text{ and } (P \text{ xor } D)$	62	$D \text{ xor } (S \text{ and } (P \text{ or } D))$
43	$\text{not}(S \text{ xor } (P \text{ and } (\text{not}(D \text{ and } S))))$	63	$S \text{ xor } (D \text{ or } (\text{not}P))$
44	$S \text{ and } (\text{not}D)$	64	$S \text{ xor } (D \text{ and } (P \text{ or } S))$
45	$\text{not}(D \text{ or } (P \text{ and } (\text{not}S)))$	65	$D \text{ xor } (S \text{ or } (\text{not}P))$
46	$D \text{ xor } (S \text{ or } (P \text{ and } D))$	66	$D \text{ xor } S$
47	$\text{not}(P \text{ xor } (S \text{ and } (D \text{ xor } P)))$	67	$S \text{ xor } (D \text{ or } (\text{not}(P \text{ or } S)))$
48	$S \text{ and } (D \text{ xor } P)$	68	$\text{not}(D \text{ xor } (S \text{ xor } (P \text{ or } (\text{not}(D \text{ or } S)))))$
49	$\text{not}(P \text{ xor } (D \text{ xor } (S \text{ or } (P \text{ and } D))))$	69	$\text{not}(P \text{ xor } (D \text{ xor } S))$
4A	$D \text{ xor } (P \text{ and } (S \text{ or } D))$	6A	$D \text{ xor } (P \text{ and } S)$
4B	$P \text{ xor } (D \text{ or } (\text{not}S))$	6B	$\text{not}(P \text{ xor } (S \text{ xor } (D \text{ and } (P \text{ or } S))))$
4C	$S \text{ and } (\text{not}(D \text{ and } P))$	6C	$S \text{ xor } (D \text{ and } P)$
4D	$\text{not}(S \text{ xor } ((S \text{ xor } P) \text{ or } (D \text{ xor } S)))$	6D	$\text{not}(P \text{ xor } (D \text{ xor } (S \text{ and } (P \text{ or } D))))$
4E	$P \text{ xor } (D \text{ or } (S \text{ xor } P))$	6E	$S \text{ xor } (D \text{ and } (P \text{ or } (\text{not}S)))$
4F	$\text{not}(P \text{ and } (D \text{ or } (\text{not}S)))$	6F	$\text{not}(P \text{ and } (\text{not}(D \text{ xor } S)))$
50	$P \text{ and } (\text{not}D)$	70	$P \text{ and } (\text{not}(D \text{ and } S))$
51	$\text{not}(D \text{ or } (S \text{ and } (\text{not}P)))$	71	$\text{not}(S \text{ xor } ((S \text{ xor } D) \text{ and } (P \text{ xor } D)))$
52	$D \text{ xor } (P \text{ or } (S \text{ and } D))$	72	$S \text{ xor } (D \text{ or } (P \text{ xor } S))$
53	$\text{not}(S \text{ xor } (P \text{ and } (D \text{ xor } S)))$	73	$\text{not}(S \text{ and } (D \text{ or } (\text{not}P)))$
54	$\text{not}(D \text{ or } (\text{not}(P \text{ or } S)))$	74	$D \text{ xor } (S \text{ or } (P \text{ xor } D))$
55	$\text{not}D$	75	$\text{not}(D \text{ and } (S \text{ or } (\text{not}P)))$
56	$D \text{ xor } (P \text{ or } S)$	76	$S \text{ xor } (D \text{ or } (P \text{ and } (\text{not}S)))$
57	$\text{not}(D \text{ and } (P \text{ or } S))$	77	$\text{not}(D \text{ and } S)$
58	$P \text{ xor } (D \text{ and } (S \text{ or } P))$	78	$P \text{ xor } (D \text{ and } S)$
59	$D \text{ xor } (P \text{ or } (\text{not}S))$	79	$\text{not}(D \text{ xor } (S \text{ xor } (P \text{ and } (D \text{ or } S))))$
5A	$D \text{ xor } P$	7A	$D \text{ xor } (P \text{ and } (S \text{ or } (\text{not}D)))$
5B	$D \text{ xor } (P \text{ or } (\text{not}(S \text{ or } D)))$	7B	$\text{not}(S \text{ and } (\text{not}(D \text{ xor } P)))$
5C	$D \text{ xor } (P \text{ or } (S \text{ xor } D))$	7C	$S \text{ xor } (P \text{ and } (D \text{ or } (\text{not}S)))$
5D	$\text{not}(D \text{ and } (P \text{ or } (\text{not}S)))$	7D	$\text{not}(D \text{ and } (\text{not}(P \text{ xor } S)))$
5E	$D \text{ xor } (P \text{ or } (S \text{ and } (\text{not}D)))$	7E	$(S \text{ xor } P) \text{ or } (D \text{ xor } S)$
5F	$\text{not}(D \text{ and } P)$	7F	$\text{not}(D \text{ and } (P \text{ and } S))$

Notes: S = Source Data

P = Pattern Data

D = Data Already Existing at the Destination

Table E-3: Bit-Wise Operations and 8-bit Codes (80 - BF)

Code	Value Written to Bits at Destination	Code	Value Written to Bits at Destination
80	D and (P and S)	A0	D and P
81	not((S xor P) or (D xor S))	A1	not(P xor (D or (S and (notP)))
82	D and (not(P xor S))	A2	D and (P or (notS))
83	not(S xor (P and (D or (notS)))	A3	not(D xor (P or (S xor D)))
84	S and (not(D xor P))	A4	not(P xor (D or (not(S or P)))
85	not(P xor (D and (S or (notP)))	A5	not(P xor D)
86	D xor (S xor (P and (D or S)))	A6	D xor (S and (notP))
87	not(P xor (D and S))	A7	not(P xor (D and (S or P)))
88	D and S	A8	D and (P or S)
89	not(S xor (D or (P and (notS)))	A9	not(D xor (P or S))
8A	D and (S or (notP))	AA	D
8B	not(D xor (S or (P xor D)))	AB	D or (not(P or S))
8C	S and (D or (notP))	AC	S xor (P and (D xor S))
8D	not(S xor (D or (P xor S)))	AD	not(D xor (P or (S and D)))
8E	S xor ((S xor D) and (P xor D))	AE	D or (S and (notP))
8F	not(P and (not(D and S)))	AF	D or (notP)
90	P and (not(D xor S))	B0	P and (D or (notS))
91	not(S xor (D and (P or (notS)))	B1	not(P xor (D or (S xor P)))
92	D xor (P xor (S and (D or P)))	B2	S xor ((S xor P) or (D xor S))
93	not(S xor (P and D))	B3	not(S and (not(D and P)))
94	P xor (S xor (D and (P or S)))	B4	P xor (S and (notD))
95	not(D xor (P and S))	B5	not(D xor (P and (S or D)))
96	D xor (P xor S)	B6	D xor (P xor (S or (D and P)))
97	P xor (S xor (D or (not(P or S)))	B7	not(S and (D xor P))
98	not(S xor (D or (not(P or S)))	B8	P xor (S and (D xor P))
99	not(D xor S)	B9	not(D xor (S or (P and D)))
9A	D xor (P and (notS))	BA	D or (P and (notS))
9B	not(S xor (D and (P or S)))	BB	D or (notS)
9C	S xor (P and (notD))	BC	S xor (P and (not(D and S)))
9D	not(D xor (S and (P or D)))	BD	not((S xor D) and (P xor D))
9E	D xor (S xor (P or (D and S)))	BE	D or (P xor S)
9F	not(P and (D xor S))	BF	D or (not(P and S))

Notes: S = Source Data
P = Pattern Data
D = Data Already Existing at the Destination

Table E-4: Bit-Wise Operations and 8-bit Codes (C0 - FF)

Code	Value Written to Bits at Destination	Code	Value Written to Bits at Destination
C0	P and S	E0	P and (D or S)
C1	not(S xor (P or (D and (notS))))	E1	not(P xor (D or S))
C2	not(S xor (P or (not(D or S))))	E2	D xor (S and (P xor D))
C3	not(P xor S)	E3	not(P xor (S or (D and P)))
C4	S and (P or (notD))	E4	S xor (D and (P xor S))
C5	not(S xor (P or (D xor S)))	E5	not(P xor (D or (S and P)))
C6	S xor (D and (notP))	E6	S xor (D and (not(P and S)))
C7	not(P xor (S and (D or P)))	E7	not((S xor P) and (P xor D))
C8	S and (D or P)	E8	S xor ((S xor P) and (D xor S))
C9	not(S xor (P or D))	E9	not(D xor (S xor (P and (not(D and S)))))
CA	D xor (P and (S xor D))	EA	D or (P and S)
CB	not(S xor (P or (D and S)))	EB	D or (not(P xor S))
CC	S	EC	S or (D and P)
CD	S or (not(D or P))	ED	S or (not(D xor P))
CE	S or (D and (notP))	EE	D or S
CF	S or (notP)	EF	S or (D or (notP))
D0	P and (S or (notD))	F0	P
D1	not(P xor (S or (D xor P)))	F1	P or (not(D or S))
D2	P xor (D and (notS))	F2	P or (D and (notS))
D3	not(S xor (P and (D or S)))	F3	P or (notS)
D4	S xor ((S xor P) and (P xor D))	F4	P or (S and (notD))
D5	not(D and (not(P and S)))	F5	P or (notD)
D6	P xor (S xor (D or (P and S)))	F6	P or (D xor S)
D7	not(D and (P xor S))	F7	P or (not(D and S))
D8	P xor (D and (S xor P))	F8	P or (D and S)
D9	not(S xor (D or (P and S)))	F9	P or (not(D xor S))
DA	D xor (P and (not(S and D)))	FA	D or P
DB	not((S xor P) and (D xor S))	FB	D or (P or (notS))
DC	S or (P and (notD))	FC	P or S
DD	S or (notD)	FD	P or (S or (notD))
DE	S or (D xor P)	FE	D or (P or S)
DF	S or (not(D and P))	FF	writes all 1's

Notes: S = Source Data

P = Pattern Data

D = Data Already Existing at the Destination

E.2.4 Per-Pixel Write-Masking Operations

The BitBLT engine is able to perform per-pixel write-masking with various data sources used as pixel masks to constrain which pixels at the destination will actually be written to by the BitBLT engine. As shown in figure E-2-1, either monochrome source or monochrome pattern data may be used as pixel masks — neither color source nor color pattern data can be used. Another available pixel mask is derived by comparing a particular color to either the color already specified for a given pixel at the destination or the color that results from the bit-wise operation performed on the data received for a given pixel.




Figure E-2: Block Diagram and Data Paths of the BitBLT Engine

Bits 13 and 17 of the BitBLT Control Register (BR04) are used to select either the monochrome source or the monochrome pattern data as a pixel mask. When this feature is used, the bits in either the monochrome source or the monochrome pattern data that carry a value of 0 cause the bytes of the corresponding pixel at the destination to not be written to by the BitBLT engine, thereby preserving whatever data was originally carried within those bytes. This feature can be used in writing characters to the display, while also preserving the pre-existing backgrounds behind those characters.

Bits 14 through 16 of the BitBLT Control Register (BR04) can be set to select per-pixel write-masking with a mask based on the results of one of four possible color comparisons. Bit 14 is used to enable this form of write-masking. Bit 15 chooses between two different comparisons of color values. Depending on the setting of bit 15, a comparison is made between the background color specified for use in the color expansion of monochrome source data and either the color already described by the bytes for the pixels at the destination or the color resulting from the bit-wise operation being performed during the BitBLT operation. Bit 16 chooses whether the bytes at the destination will be overwritten when the two compared values chosen by bit 15 are found to be equal or when they are found not to be equal.

E.2.5 When the Source and Destination Locations Overlap

It is possible to have BitBLT operations in which the locations of the source and destination data overlap. This frequently occurs in BitBLT operations where a user is shifting the position of a graphical item on the display by only a few pixels. In these situations, the BitBLT engine must be programmed so that destination data is not written into destination locations that overlap with source locations before the source data at those locations has been read. Otherwise, the source data will become corrupted.

Figure E-2 shows how the source data can be corrupted when a rectangular block is copied from a source location to an overlapping destination location. The BitBLT engine reads from the source location and writes to the destination location starting with the left-most pixel in the top-most line of both, as shown in step (a). As shown in step (b), corruption of the source data has already started with the copying of the top-most line in step (a) — part of the source that originally contained lighter-colored pixels has now been overwritten with darker-colored pixels. More source data corruption occurs as steps (b) through (d) are performed. At step (e), another line of the source data is read, but the two right-most pixels of this line are in the region where the source and destination locations overlap, and where the source has already been overwritten as a result of the copying of the top-most line in step (a). Starting in step (f), darker-colored pixels can be seen in the destination where lighter-colored pixels should be. This errant effect occurs repeatedly throughout the remaining steps in this BitBLT operation. As more lines are copied from the source location to the destination location, it becomes clear that the end result is not what was originally intended.




Figure E-2-1: Source Corruption in BitBLT with Overlapping Source and Destination Locations

The BitBLT engine can alter the order in which source data is read and destination data is written when necessary to avoid source data corruption problems when the source and destination locations overlap. Bits 8 and 9 of the BitBLT Control Register (BR04) provide the ability to change the point at which the BitBLT engine begins reading and writing data from the upper left-hand corner (the usual starting point) to one of the other three corners. In other words, through the use of these two bits, the BitBLT engine may be set to read data from the source and write it to the destination starting at any of the four corners of the panel.




Figure E-2-2: Correctly Performed BitBLT with Overlapping Source and Destination Locations

Figure E-2-3 illustrates how this feature of the BitBLT engine can be used to perform the same BitBLT operation as was illustrated in Figure 2-2, while avoiding the corruption of source data. As shown in Figure 2-3, the BitBLT engine reads the source data and writes the data to the destination starting with the right-most pixel of the bottom-most line. By doing this, no pixel existing where the source and destination locations overlap will ever be written to before it is read from by the BitBLT engine. By the time the BitBLT operation has reached step (e) where two pixels existing where the source and destination locations overlap are about to be overwritten, the source data for those two pixels has already been read.




Figure E-2-3: Suggested Starting Points for Possible Source and Destination Overlap Situations

Figure E-2-4 shows the recommended lines and pixels to be used as starting points in each of 8 possible ways in which the source and destination locations may overlap. In general, the starting point should be within the area in which the source and destination overlap.

E.3 Basic Graphics Data Considerations

E.3.1 Contiguous vs. Discontiguous Graphics Data

Graphics data stored in memory, particularly in the frame buffer of a graphics system, has organizational characteristics that often distinguish it from other varieties of data. The main distinctive feature is the tendency for graphics data to be organized in a discontiguous block of graphics data made up of multiple sub-blocks of bytes, instead of a single contiguous block of bytes.




Figure E-3-1: Representation of On-Screen Single 6-Pixel Line in the Frame Buffer

Figure E-3-1 shows an example of contiguous graphics data — a horizontal line made up of six adjacent pixels within a single scan line on a display with a resolution of 640x480. Presuming that the graphics system driving this display has been set to 8 bits per pixel, and that the frame buffer's starting address of 0h corresponds to the upper left-most pixel of this display, then the six pixels that make this horizontal line starting at coordinates (256, 256) would occupy six bytes starting at frame buffer address 28100h, and ending at address 28105h.

In this case, there is only one scan line's worth of graphics data in this single horizontal line, so the block of graphics data for all six of these pixels exists as a single, contiguous block comprised of only these six bytes. The starting address and the number of bytes are the only pieces of information that a BitBLT engine would require to read this block of data.

The simplicity of the above example of a single horizontal line contrasts sharply to the example of discontinuous graphics data depicted in Figure E-3-2. The simple six-pixel line of Figure E-6 is now accompanied by three more six-pixel lines placed on subsequent scan lines, resulting in the 6x4 block of pixels shown.




Figure E-3-2: Representation of On-Screen 6x4 Array of Pixels in the Frame Buffer

Since there are other pixels on each of the scan lines on which this 6x4 block exists that are not part of this 6x4 block, what appears to be a single 6x4 block of pixels on the display must be represented by a discontinuous block of graphics data made up of 4 separate sub-blocks of six bytes apiece in the frame buffer at addresses 28100h, 28380h, 28600h, and 28880h. This situation makes the task of reading what appears to be a simple 6x4 block of pixels more complex. However, there are two characteristics of this 6x4 block of pixels that help simplify the task of specifying the locations of all 24 bytes of this discontinuous block of graphics data: all four of the sub-blocks are of the same length, and the four sub-blocks are separated from each other at equal intervals.

The BitBLT engine was designed to make use of these characteristics of graphics data to simplify the programming required to handle discontinuous blocks of graphics data. For such a situation, the BitBLT engine requires only four pieces of information: the starting address of the first sub-block, the length of a sub-block, the offset (in bytes) of the starting address of each subsequent sub-block, and the quantity of sub-blocks.

E.3.2 Source Data

The source data may either exist in the frame buffer where the BitBLT engine may read it directly, or it may be provided to the BitBLT engine by the host CPU. The block of source graphics data may be either contiguous or discontinuous, and may be either in color (with a color depth that matches that to which the BitBLT engine has been set) or monochrome.

Bit 10 of the BitBLT Control Register (BR04) specifies whether the source data exists in the frame buffer or is provided by the CPU. Having the source data in the frame buffer will result in increased performance since the BitBLT engine will be able to access it directly without involving the host CPU.

If the source data resides within the frame buffer, then the Source Address Register (BR06) is used to specify the address of the source data as an offset from the beginning of the frame buffer at which the block of source data begins. However, if the host CPU provides the source data, then this register takes on a different function and the three least-significant bits of the Source Address Register (BR06) can be used to specify a number of bytes that must be skipped in the first quadword received from the host CPU to reach the first byte of valid source data.

In cases where the host CPU provides the source data, it does so by writing the source data to the BitBLT data port, a 64KB memory space on the host bus. There is no actual memory allocated to this memory space, so any data that is written to this location cannot be read back. This memory space is simply a range of memory addresses that the BitBLT engine's address decoder watches for the occurrence of any memory writes. The BitBLT engine loads all data written to any memory address within this memory space in the order in which it is written, regardless of the specific memory address to which it is written and uses that data as the source data in the current BitBLT operation. The block of bytes sent by the host CPU to this data port must be quadword-aligned, although the source data contained within the block of bytes does not need to be aligned. As mentioned earlier, the least significant three bits of the Source Address Register (BR06) are used to specify the number of bytes that must be skipped in the first quadword to reach the first byte of valid source data.

To accommodate discontinuous source data, the Source and Destination Offset Register (BR00) can be used to specify the offset in bytes from the beginning of one scan line's worth source data to the next. Otherwise, if the source data is contiguous, then an offset equal to the length of a scan line's worth of source data should be specified.

E.3.3 Monochrome Source Data

Bit 12 of the BitBLT Control Register (BR04) specifies whether the source data is color or monochrome. Since monochrome graphics data only uses one bit per pixel, each byte of monochrome source data typically carries data for 8 pixels which hinders the use of byte-oriented parameters when specifying the location and size of valid source data. Some additional parameters must be specified to ensure the proper reading and use of monochrome source data by the BitBLT engine. The BitBLT engine also provides additional options for the manipulation of monochrome source data versus color source data.

The various bit-wise logical operations and per-pixel write-masking operations were designed to work with color data. In order to use monochrome data, the BitBLT engine converts it into color through a process called color expansion, which takes place as a BitBLT operation is performed. In color expansion, the single bits of monochrome source data are converted into one, two, or three bytes (depending on the color depth to which the BitBLT engine has been set) of color data that are set to carry value corresponding to either the foreground or background color that have been specified for use in this conversion process. If a given bit of monochrome source data carries a value of 1, then the byte(s) of color data resulting from the conversion process will be set to carry the value of the foreground color. If a given bit of monochrome source data carries a value of 0, then the resulting byte(s) will be set to the value of the background color. The foreground and background colors used in the color expansion of monochrome source data can be set in the Pattern/Source Expansion Foreground Color Register (BR02) and the Pattern/Source Expansion Background Color Register (BR01), in which case these colors will be the same colors as those used in the color expansion of monochrome pattern data. However, it is also possible to set the colors for the color expansion of monochrome source data independently of those set for the color expansion of monochrome pattern data by using the Source Expansion Foreground Color Register (BR0A) and the Source Expansion Background Color Register (BR09). Bit 27 in the BitBLT Monochrome Source Control Register (BR03) is used to select between one or the other of these two sets of registers.

The BitBLT engine requires that the alignment of each scan line's worth of monochrome source data be specified. In other words, whether each scan line's worth of monochrome source data can be assumed to start on quadword, doubleword, word, or byte boundaries, or that it cannot be assumed to start on any such boundary must be specified using bits 26-24 of the Monochrome Source Control Register (BR03).

The BitBLT engine also provides various clipping options for use with monochrome source data. Bits 21-16 of the Monochrome Source Control Register (BR03) allow the BitBLT engine to be programmed to skip up to 63 of the 64 bits in the first quadword of a block of monochrome source data to reach the first bit of valid source data. Depending on the width of the block of pixels represented by the monochrome source data, this option can also be used to implement a way of clipping the monochrome source data from the top. Bits 5-0 of this register allow up to 63 of the 64 bits in the first quadword in each scan line's worth of monochrome source data to be skipped to reach the first bit of valid source data in each scan line's worth. This option can be used to implement the clipping of each scan line's worth of monochrome source data from the left. Bits 13-8 of this register provides similar functionality for clipping monochrome source data from the right.

E.3.4 Pattern Data

The pattern data must exist within the frame buffer where the BitBLT engine may read it directly. The host CPU cannot provide the pattern data to the BitBLT engine. As shown in Figure E-3-3, the block of pattern graphics data always represents a block of 8x8 pixels. The bits or bytes of a block of pattern data may be organized in the frame buffer memory in only one of four ways, depending upon its color depth which may be 8, 16, or 24 bits per pixel (whichever matches the color depth to which the BitBLT engine has been set), or monochrome.




Figure E-3-3: Pattern Data -- Always an 8x8 Array of Pixels

The Pattern Address Register (BR05) is used to specify the address of the pattern data as an offset from the beginning of the frame buffer at which the block of pattern data begins. The three least significant bits of the address written to this register are ignored, because the address must be in terms of quadwords. This is because the pattern must always be located on an address boundary equal to its size. Monochrome patterns take up 8 bytes, or a single quadword of space, and therefore, must be located on a quadword boundary. Similarly, color patterns with color depths of 8 and 16 bits per pixel must start on 64-byte and 128-byte boundaries, respectively. Color patterns with color depths of 24 bits per pixel must start on 256-byte boundaries, despite the fact that the actual color data fills only 3 bytes per pixel. Figures E-3-4, E-3-5, E-3-6, and E-3-7 show how monochrome, 8bpp, 16bpp, and 24bpp pattern data, respectively, is organized in memory.




Figure E-3-4: Monochrome Pattern Data -- Occupies a Single Quadword

63	57 56	48 47	40 39	32 31	24 23	16 15	8 7	0	
Pixel (7, 0)								Pixel (0, 0)	00h
									08h
									10h
									18h
									20h
									28h
									30h
Pixel (7, 7)								Pixel (0, 7)	38h

Figure E-3-5: 8bpp Pattern Data -- Occupies 64 Bytes (8 Quadwords)

63	48 47	32 31	16 15	0	
			Pixel (0, 0)		00h
Pixel (7, 0)					08h
					68h
			Pixel (0, 7)		70h
Pixel (7, 7)					78h

Figure E-3-6: 16bpp Pattern Data -- Occupies 128 Bytes (16 Quadwords)




Figure E-3-7: 24bpp Pattern Data -- Occupies 256 Bytes (32 Quadwords)

As is shown in Figure E-3-7, there are four bytes allocated for each pixel on each scan line's worth of pattern data, which allows each scan line's worth of 24bpp pattern data to begin on a 32-byte boundary. The extra ("fourth") unused bytes of each pixel on a scan line's worth of pattern data are collected together in the last 8 bytes (the last quadword) of each scan line's worth of pattern data.

Bit 18 of the BitBLT Control Register (BR04) specifies whether the pattern data is color or monochrome. The various bit-wise logical operations and per-pixel write-masking operations were designed to work with color data. In order to use monochrome pattern data, the BitBLT engine is designed to convert it into color through a process called "color expansion" which takes place as a BitBLT operation is performed. In color expansion, the single bits of monochrome pattern data are converted into one, two, or three bytes (depending on the color depth to which the BitBLT engine has been set) of color data that are set to carry values corresponding to either the foreground or background color that have been specified for use in this process. The foreground color is used for pixels corresponding to a bit of monochrome pattern data that carry the value of 1, while the background color is used where the corresponding bit of monochrome pattern data carries the value of 0. The foreground and background colors used in the color expansion of monochrome pattern data can be set in the Pattern/Source Expansion Foreground Color Register (BR02) and Pattern/Source Expansion Background Color Register (BR01). Depending upon the setting of bit 27 in the Monochrome Source Control Register (BR03), these same two registers may also specify the foreground and background colors to be used in the color expansion of the source data.

E.3.5 Destination Data

There are actually two different types of “destination data”: the graphics data already residing at the location that is designated as the destination, and the data that is to be written into that very same location as a result of a BitBLT operation.

The location designated as the destination must be within the frame buffer where the BitBLT engine can read from it and write to it directly. The blocks of destination data to be read from and written to the destination may be either contiguous or discontinuous. All data written to the destination will have the color depth to which the BitBLT engine has been set. It is presumed that any data already existing at the destination which will be read by the BitBLT engine will also be of this same color depth — the BitBLT engine neither reads nor writes monochrome destination data.

The Destination Address Register (BR07) is used to specify the address of the destination as an offset from the beginning of the frame buffer at which the destination location begins.

To accommodate discontinuous destination data, the Source and Destination Offset Register (BR00) can be used to specify the offset in bytes from the beginning of one scan line’s worth of destination data to the next. Otherwise, if the destination data is contiguous, then an offset equal to the length of a scan line’s worth of destination data should be specified.

E.4. BitBLT Programming Examples

E.4.1 Pattern Fill -- A Very Simple BitBLT

In this example, a rectangular area on the screen is to be filled with a color pattern stored as pattern data in off-screen memory. The screen has a resolution of 1024x768 and the graphics system has been set to a color depth of 8 bits per pixel.




Figure E-4-1: On-Screen Destination for Example Pattern Fill BitBLT

As shown in Figure E-4-1, the rectangular area to be filled has its upper left-hand corner at coordinates (128, 128) and its lower right-hand corner at coordinates (191, 191). These coordinates define a rectangle covering 64 scan lines, each scan line's worth of which is 64 pixels in length — in other words, an array of 64x64 pixels. Presuming that the pixel at coordinates (0, 0) corresponds to the byte at address 00h in the frame buffer memory, the pixel at (128, 128) corresponds to the byte at address 20080h.




Figure E-4-2: Pattern Data for Example Pattern Fill BitBLT

As shown in Figure E-4-2, the pattern data occupies 64 bytes starting at address 100000h. As always, the pattern data represents an 8x8 array of pixels.

Before programming the BitBLT engine in any way, bit 0 of the BitBLT Configuration Register (XR20) or bit 31 of the BitBLT Control Register (BR04) should be checked to see if the BitBLT engine is currently busy. The BitBLT engine should not be programmed in any way until all BitBLT operations are complete and the BitBLT engine is idle. Once the BitBLT engine is idle, programming the BitBLT engine for the operation in this example should begin by making sure that the BitBLT Configuration Register (XR20) is set to 00h, in order to specify a color depth of 8 bits per pixel and enable normal operation.

The BitBLT Control Register (BR04) is used to select the features to be used in this BitBLT operation, and must be programmed carefully. Bits 22-20 should be set to 0 to select the top-most horizontal row of the pattern as the starting row used in drawing the pattern starting with the top-most scan line covered by the destination. Since actual pattern data will be used, bit 19 should be set to 0. The pattern data is in color with a color depth of 8 bits per pixel, so bits 18 and 17 should also be set to 0. Since this BitBLT operation does not use per-pixel write-masking, bits 16-13 should be set to 0. Bit 12 should be set to 0 to ensure that the settings in the Monochrome Source Control Register (BR03) will have no effect on this BitBLT operation. The setting of bits 10-8 do not affect this BitBLT operation, since source data is not used. Therefore, these bits might as well be set to zero as a default. Finally, bits 7-0 should be programmed with the 8-bit value of F0h to select the bit-wise logical operation in which a simple copy of the pattern data to the destination takes place. Selecting this bit-wise operation in which no source data is used as an input causes the BitBLT engine to automatically forego either reading source data from the frame buffer or waiting for the host CPU to provide it.

Bits 28-16 of the Source and Destination Offset Register (BR00) must be programmed with number of bytes in the interval from the start of one scan line's worth of destination data to the next. Since the color depth is 8 bits per pixel and the horizontal resolution of the display is 1024, the value to be programmed into these bits is 400h, which is equal to the decimal value of 1024. Since this BitBLT operation does not use source data, the BitBLT engine ignores bits 12-0.

Bits 22-3 of the Pattern Address Register (BR05) must be programmed with the address of the pattern data. This address is specified as an offset from the beginning of the frame buffer where the pattern data begins. In this case, the address is 100000h.

Similarly, bits 22-0 of the Destination Address Register (BR07) must be programmed with the address of the destination, i.e., the offset from the beginning of the frame buffer of the byte at the destination that will be written to first. In this case, the address is 20080h, which corresponds to the byte representing the pixel at coordinates (128, 128).

This BitBLT operation does not use the values in the Pattern/Source Expansion Background Color Register (BR01), the Pattern/Source Expansion Foreground Color Register (BR02), the Monochrome Source Control Register (BR03), the Source Address Register (BR06), the Source Expansion Background Color Register (BR09), or the Source Expansion Foreground Color Register (BR0A).

The Destination Width and Height Register (BR08) must be programmed with values that describe to the BitBLT engine the 64x64 pixel size of the destination location. Bits 28-16 should be set to carry the value of 40h, indicating that the destination location covers 64 scan lines. Bits 12-0 should be set to carry the value of 40h, indicating that each scan line's worth of destination data occupies 64 bytes. The act of writing a non-zero value for the height to the Destination Width and Height Register (BR08) is what signals the BitBLT engine to begin performing this BitBLT operation. Therefore, it is important that all other programming of the BitBLT registers be completed before this is done.




Figure E-4-3: Results of Example Pattern Fill BitBLT

Figure E-4-3 shows the end result of performing this BitBLT operation. The 8x8 pattern has been repeatedly copied (“tiled”) into the entire 64x64 area at the destination.

E.4.2 Drawing Characters Using a Font Stored in System Memory

In this example BitBLT operation, a lowercase letter “f” is to be drawn in black on a display with a gray background. The resolution of the display is 1024x768, and the graphics system has been set to a color depth of 8 bits per pixel.




Figure E-4-4: On-Screen Destination for Example Character Drawing BitBLT

Figure E-4-4 shows the display on which this letter “f” is to be drawn. As shown in this figure, the entire display has been filled with a gray color. The letter “f” is to be drawn into an 8x8 region on the display with the upper left-hand corner at the coordinates (128, 128).




Figure E-4-5: Source Data in System Memory for Example Character Drawing BitBLT

Figure E-4-5 shows both the 8x8 pattern making up the letter “f” and how it is represented somewhere in the host’s system memory — the actual address in system memory is not important. The letter “f” is represented in system memory by a block of monochrome graphics data that occupies 8 bytes. Each byte carries the 8 bits needed to represent the 8 pixels in each scan line’s worth of this graphics data. This type of pattern is often used to store character fonts in system memory.

During this BitBLT operation, the host CPU will read this representation of the letter “f” from system memory, and write it to the BitBLT engine by performing memory writes to the BitBLT data port. The BitBLT engine will receive this data from the host CPU and use it as the source data for this BitBLT operation. The BitBLT engine will be set to the same color depth as the graphics system — 8 bits per pixel, in this case. Since the source data in this BitBLT operation is monochrome, color expansion must be used to convert it to an 8 bpp color depth. To ensure that the gray background behind this letter “f” is preserved, per-pixel write masking will be performed, using the monochrome source data as the pixel mask.

As in the example of the pattern fill BitBLT operation, the first step before programming the BitBLT engine in any way is to check either bit 0 of the BitBLT Configuration Register (XR20) or bit 31 of the BitBLT Control Register (BR04) to see if the BitBLT engine is currently busy. After waiting until the BitBLT engine is idle, programming the BitBLT engine should begin by making sure that the BitBLT Configuration Register (XR20) is set to 00h, to specify a color depth of 8 bits per pixel and to enable normal operation.

The BitBLT Control Register (BR04) is used to select the features to be used in this BitBLT operation. Since pattern data is not required for this operation, the BitBLT engine will ignore bits 22-17, however as a default, these bits can be set to 0. Since monochrome source data will be used as the pixel mask for the per-pixel write-masking operation used in this BitBLT operation, bits 16-14 must be set to 0, while bit 13 should be set to 1. Bit 12 should be set to 1, to specify that the data source is monochrome. Bit 10 also should be set to 1, to indicate that the source data will be provided by the host CPU. Presuming that the host CPU will provide the source data starting with the byte that carries the left-most pixel on the top-most scan line’s worth of the source data, bits 9 and 8 should both be set to 0. Finally, bits 7-0 should be programmed with the 8-bit value CCh to select the bit-wise logical operation that simply copies the source data to the destination. Selecting this bit-wise operation in which no pattern data is used as an input, causes the BitBLT engine to automatically forego reading pattern data from the frame buffer.

Unlike the earlier example of a pattern fill BitBLT operation where the Monochrome Source Control Register (BR03) was entirely ignored, several features of this register will be used in this BitBLT operation. Bit 27 of this register will be set to 0, thereby selecting the Pattern/Source Expansion Foreground Color Register (BR02) to specify the color with which the letter “f” will be drawn. This example assumes that the source data will be sent in one quadword that will be quadword-aligned. Therefore, bits 26, 25, and 24, which specify alignment should be set to 1, 0, and 1, respectively. Since clipping will not be performed in this BitBLT operation, bits 21-16, 13-8, and 5-0 should all be set to 0.

Bits 28-16 of the Source and Destination Offset Register (BR00) must be programmed with a value equal to number of bytes in the interval between the first bytes of each adjacent scan line’s worth of destination data. Since the color depth is 8 bits per pixel and the horizontal resolution of the display is 1024 pixels, the value to be programmed into these bits is 400h, which is equal to the decimal value of 1024. Since the source data used in this BitBLT operation is monochrome, the BitBLT engine will not use a byte-oriented offset value for the source data. Therefore, bits 12-0 will be ignored.

Since the source data is monochrome, color expansion is required to convert it to color with a color depth of 8 bits per pixel. Since the Pattern/Source Expansion Foreground Color Register (BR02) was selected to specify the foreground color of black to be used in drawing the letter “f”, this register must be programmed with the value for that color. With the graphics system set for a color depth of 8 bits per pixel, the actual colors are specified in the RAMDAC palette, and the 8 bits stored in the frame buffer for each pixel actually specify the index used to select a color from that palette. This example assumes that the color specified at index 00h in the palette is black, and therefore bits 7-0 of this register should be set to 00h to select black as the foreground color. The BitBLT engine ignores bits 23-8 of this register because the selected color depth is 8 bits per pixel. Even though the color expansion being performed on the source data normally requires that both the foreground and background colors be specified, the value used to specify the background color is not important in this example. Per-pixel write-masking is being performed with the monochrome source data as the pixel mask, which means that none of the pixels in the source data that will be converted to the background color will ever be written to the destination. Since these pixels will never be seen, the value programmed into the Pattern/Source Expansion Background Color Register (BR01) to specify a background color is not important.

Since the CPU is providing the source data, and this source data is monochrome, the BitBLT engine ignores all of bits 22-0 of the Source Address Register (BR06).

Bits 22-0 of the Destination Address Register (BR07) must be programmed with the address of the destination data. This address is specified as an offset from the start of the frame buffer of the pixel at the destination that will be written to first. In this case, the address is 20080h, which corresponds to the byte representing the pixel at coordinates (128, 128).

This BitBLT operation does not use the values in the Pattern Address Register (BR05), the Source Expansion Background Color Register (BR09), or the Source Expansion Foreground Color Register (BR0A).

The Destination Width and Height Register (BR08) must be programmed with values that describe to the BitBLT engine the 8x8 pixel size of the destination location. Bits 28-16 should be set to carry the value of 8h, indicating that the destination location covers 8 scan lines. Bits 12-0 should be set to carry the value of 8h, indicating that each scan line's worth of destination data occupies 8 bytes. As mentioned in the previous example, the act of writing a non-zero value for the height to the Destination Width and Height Register (BR08) provides the BitBLT engine with the signal to begin performing this BitBLT operation. Therefore, it is important that all other programming of the BitBLT engine registers be completed before this is done.




Figure E-4-6: Results of Example Character Drawing BitBLT

Figure E-4-6 shows the end result of performing this BitBLT operation. Only the pixels that form part of the actual letter “F” have been drawn into the 8x8 destination location on the display, leaving the other pixels within the destination with their original gray color.

This page intentionally left blank.

APPENDIX F

MEMORY CONFIGURATIONS

This page intentionally left blank.

F. Memory Configurations

F.1 Introduction

The 65554 can support 1, 2, or 4MB of display memory in a wide variety of memory configurations. The 65554 can support 128K, 256K, and 512K-deep FPM or EDO DRAMs with widths of 8, 16, and 32 bits.

F.2 Memory Interface (32 or 64 Bit) with an External STN-DD Buffer

The 65554 has a 64-bit memory interface. Using a memory configuration with a 64-bit interface will take full advantage of this feature.

In situations where the 65554 is being used with an STN-DD flat panel display, it may be necessary to use the optional support provided for an external STN-DD buffer. The dual-scan nature of STN-DD panels places additional burdens on the available bandwidth of the interface between the graphics controller and main memory. The use of an STN-DD buffer compensates for this bandwidth requirement. The 65554 supports the use of a single 256Kx16 DRAM component to provide the external STN-DD buffer. This DRAM component is connected to the 65554 using signals normally used to provide the upper 32-bits of the 64-bit memory interface, as well as support for a second bank of main display memory. Therefore, the use of an external STN-DD buffer limits the main display memory to only a 32-bit wide memory interface with only one bank.

When using the 65554 to drive an STN-DD flat panel display, the system designers must determine if the configuration will achieve greater performance by allowing the memory interface to remain 64-bits in width or by using an external STN-DD buffer. If an external STN-DD buffer is to be used, bits 7 and 0 of register FR1A must both be set to 1.

F.3 Support for FPM and EDO DRAM Types

Either fast-page mode (FPM) or extended data-out (EDO) DRAMs may be used. The main display memory and the external STN-DD buffer (if used) may use different types. Bits 1 and 0 of the DRAM Type Register (XR41) are used to select between the FPM and the EDO DRAM types to provide the main display memory. Bit 2 of register FR1A performs the same function for the external STN-DD buffer (if used.).

F.4 Support for Dual-CAS or Dual-WE (per Word) DRAMs

DRAMs requiring either dual-CAS per word or dual-WE per word may be used, however, the dual-CAS per word variety have been far more widely available. The main display memory and the external STN-DD buffer (if used) may use different types of DRAMs. Bit 4 of the DRAM Configuration Register (XR42) is used to select between dual-CAS and dual-WE DRAM types to provide the main display memory. Bit 6 of register FR1A performs the same function for the external STN-DD buffer (if used).

If dual-WE per word DRAMs are to be used for the main display memory, then bit 4 of XR42 must be set to 1. This causes the functions of the CAS and WE outputs of the 65554 to change as shown in Tables F-1 and F-2. If a dual-WE per word DRAM is to be used for the external STN-DD buffer, then setting bit 6 of register FR1A to 1 will cause the functions of the CAS and WE outputs of the 65554 to change as shown in Table F-3.

Main Display Memory 64-Bit Interface Signals	
Dual-CAS	Dual-WE
-CASA	-CASA
-CASAL	-WEAL
-WEA	-WEAH
-CASBH	-CASB
-CASBL	-WEBL
-WEB	-WEBH
-CASCH	-CASC
-CASCL	-WECL
-WEC	-WECH
-CASDH	-CASD
-CASDL	-WEDL
-WED	-WEDH

**Table F-1 — CAS and WE Signal Functions
For the 64-Bit Memory Interface**

Main Display Memory 32-Bit Interface Signals	
Dual-CAS	Dual-WE
-CASA	-CASA
-CASAL	-WEAL
-WEA	-WEAH
-CASBH	-CASB
-CASBL	-WEBL
-WEB	-WEBH

**Table F-2 — CAS and WE Signal Functions
For the 32-Bit Memory Interface**

External STN-DD Buffer Signals	
Dual-CAS	Dual-WE
-CASCH	-CASC
-CASCL	-WECL
-WEC	-WECH

**Table F-3 — CAS and WE Signal Functions
External STN-DD Buffer Interface**

F.5 Memory Configuration Overview

The following pages show a few of the numerous possible memory configurations which the 65554 supports. Configurations using both 32 and 64-bit memory interfaces are shown. All 32-bit memory configurations capable of supporting the use of the optional external STN-DD buffer are shown with the buffer in place. Table F-4 provides a quick reference to the major features of the memory configurations shown on the following pages.

Table F-4: Depicted Memory Configurations

	128Kx32 DRAM	256Kx16 DRAM	512Kx32 DRAM
1MB with 64-bit Interface	Figure F-1		
1MB with 32-bit Interface and Optional STN-DD Buffer		Figure F-4	
1MB with 32-bit Interface	Figure F-2		
2MB with 64-bit Interface	Figure F-3	Figure F-5	
2MB with 32-bit Interface and Optional STN-DD Buffer			Figure F-7
2MB with 32-bit Interface			
4MB with 64-bit Interface		Figure F-6	Figure F-8

The memory configurations, show how the 65554 uses currently available memory components. This includes DRAMs with internal organizations of 128Kx32, 256Kx16, and 512Kx32, each with an interface that incorporates dual-CAS per word. The reader must remember that only a 256Kx16 DRAM may be used to provide the external STN-DD buffer.

Memory components with data widths other than those shown may also be used, including 2-megabit DRAMs with either a 128Kx16 or 256Kx8 organization, or 8-megabit DRAMs with either a 256Kx32 or 512Kx16 organization. The 65554 also supports memory components with dual-WE per word.. The user must use the correct CAS and WE signals with each byte of the memory interface.

Each depiction of a memory configuration is also accompanied by the register settings necessary to support the memory configuration.

F.5.1 1MB, 64-bit Memory Configuration Using Two 128Kx32 DRAMs

This configuration uses the following register settings: XR42=00h and XR43=10h




Figure F-1: 1MB, 64-bit Memory Configuration Using Two 128Kx32 DRAMs

This page intentionally left blank.

F.5.2 1MB, 32-bit Memory Configuration Using Two 128Kx32 DRAMs

This configuration uses the following register settings: XR42=00h and XR43=08h




Figure F-2: 1MB, 32-bit Memory Configuration Using Two 128Kx32 DRAMs

F.5.3 2MB, 64-bit Memory Configuration Using Four 128Kx32 DRAMs

This configuration uses the following register settings: XR42=00h and XR43=18h




Figure F-3: 2MB, 64-bit Memory Configuration Using Four 128Kx32 DRAMs

F.5.4 1MB, 32-bit Memory Configuration Using Two 256Kx16 DRAMs

This configuration uses the optional external STN-DD Buffer with a single 256Kx16 DRAM. To use the optional external STN-DD buffer, both bits 0 and 7 of FR1A must be set to 1. This configuration uses the following register settings: XR42=01h and XR43=00h




Figure F-4: 1MB, 32-bit Memory Configuration Using Two 256Kx16 DRAMs with Optional External STN-DD Buffer Using a Single 256Kx16 DRAM

F.5.5 2MB, 64-bit Memory Configuration Using Four 256Kx16 DRAMs

This configuration uses the following register settings: XR42=01h and XR43=10h




Figure F-5: 2MB, 64-bit Memory Configuration Using 256Kx16 DRAMs

F.5.6 4MB, 64-bit Memory Configuration Using Eight 256Kx16 DRAMs

This configuration uses the following register settings: XR42=01h and XR43=18h




Figure F-6: 4MB, 64-bit Memory Configuration Using Eight 256Kx16 DRAMs

F.5.7 2MB, 32-bit Memory Configuration Using a Single 512Kx32 DRAM

This configuration uses an optional external STN-DD buffer with a single 256Kx16 DRAM. To use the optional external STN-DD buffer, both bits 0 and 7 of FR1A must be set to 1. This configuration uses the following register settings: XR42=01h and XR43=00h




Figure F-7: 2MB, 32-bit Memory Configuration Using a Single 512Kx32 DRAM with Optional External STN-DD Buffer Using a Single 256Kx16 DRAM

F.5.8: 4MB, 64-bit Memory Configuration Using Two 512Kx32 DRAMs

This configuration uses the following register settings: XR42=01h and XR43=10h




Figure F-8: 4MB, 64-bit Memory Configuration Using Two 512Kx32 DRAMs



Chips and Technologies, Inc.
2950 Zanker Road
San Jose, California 95134
Phone: 408-434-0600
FAX: 408-894-2077

Title: 65554 High Performance Flat Panel /
CRT GUI Accelerator
Publication No.: DS178.5
Stock No.: 010178-005
Revision No.1.5
Date: 10/16/97